
# Machine Language Programming Guide

For 380Z and 480Z





Guide to Machine Language Programming for the 380Z and 480Z

Release 1, November 1981

Copyright (c) Research Machines Limited 1981

All rights reserved. Copies—of this publication may be made by customers exclusively for their own use, but otherwise no part of it may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language without the prior written permission of Research Machines Limited, Post Office Box 75, Oxford, England, OX2 OBW. Tel: Oxford (0865) 49791.

The policy of Research Machines Limited is one of continuous development and improvement of its products and services, and the right is therefore reserved to revise this document or to make changes in the computer software it describes without notice. Research Machines Limited make every endeavour to ensure the accuracy of the contents of this document but do not accept liability for any error or omission.

Additional copies of this publication may be ordered from Research Machines Limited at the address above. Please ask for 'Guide to Machine Language Programming for the 380Z and 480Z'.

#### SECOND EDITION

November, 1981

This document is a revision of the 380Z Assembler's Guide written by Colin Opie of the Advisory Unit for Computer Based Education, Hatfield, Hertfordshire, in August 1980.

Research Machines Limited would like to extend their thanks to AUCBE for permission to reprint this manual.

FIRST EDITION 1st Printing 250 August 1980
2nd Printing 250 October 1980
3rd Printing 250 February 1981

SECOND EDITION Reprinted for Research Machines
Limited November 1981

# PREFACE

This is one of a series of texts for users of the Research Machines 380Z microcomputer system. At least three categories of user exist:

- (a) Users who wish to use the microcomputer as a computing aid and who are mainly interested in high level manipulation
- (b) Those who will turn also to low level assembly programming
- (c) Users who would take an interest in the hardware aspects of a microcomputer system

In this text the emphasis lies for those interested in assembly programming.

The Z80 microprocessor is proving itself to many users as a powerful device. It is true that the Z80, like any other microprocessor, will be succeeded at some time, though at present it does represent a "state-of-the-art" in microcomputer technology.

Research Machines Computer Systems 380Z microcomputer uses the power and versatility of the Z80 extremely well. Many people, including industrial and educational establishments are using this particular system. Owing to the number of different configurations available in this system a very general, though comprehensive, approach has been taken for this text. In this way it should make no difference whether the reader is using a 'single Cassette System' or a 'Dual Floppy Disc with Twin-controlled Cassette' system.

A very general introduction to the machine side of the 380Z is first given. This is intended to provide a ground knowledge for the subsequent sections.

The 'Front Panel' of the 380Z is one of its more useful attributes and the first section deals with this. Prior to any machine programming with the 380Z a good working knowledge of this 'panel' is more than useful. It is true that 'Assemblers' take a lot of hard work out of machine-level programming, but this does not mean that assemblers should be a good starting point. The 'front panel' when used properly is an extremely useful tool in the instruction of machine-level programming.

Section 2 deals with the enormous instruction set of the Z80. Similar types of instructions are grouped together to aid explanations. The mechanism of the instruction is given, the effect on flags shown, and so on. In this way it is intended that the text can be a little more than just an 'instruction reference'.

Two appendices exist which include instruction tables, and program examples.

C.N. OPIE 1980

## Acknowledgements:

Much time and effort has been given by various people, notably Peter Andrews, Ken Maynard and Dennis Pitchforth. Unfortunately this edition does not appreciably show their support. Many thanks go to these people and the secretarial staff for all their hard work.

# CONTENTS

# INTRODUCTION

	Introduction	3 4
	Bits and Bytes	5
	Hexadecimal	5
	Memory contents and addresses	5
	Instructions	6
	Flag register	7
	Programs	8
	Program Layout	10
	Assembly level software	11
	How to progress - a suggestion	12
SECT	ION 1 - FRONT PANEL	
	Front Panel	15
1.1	Summary of commands	16
1.2	Display description	17
1.3	Memory pointer commands (M,I,R,U)	18
1.4	Reading and Modifying Memory	20
1.5	Modifying Registers	22
1.6	Modifying IO Perts	23
1.7	Utilities (X,P,S,G,N,H,Z,K,J)	24
1.8	Exits (CTRL-B, CTRL-C)	29
1.9	Calling the Front Panel	30
SECT	ion 2 - z80 instructions	
	Z80 Instruction set	33
2.1	8-Bit Loads (LD)	33
2.2		39
2.3		41
2.4	8-Bit Arithmetic (ADD, ADC, SUB, SBC, INC, DEC, CPL, NEG, DAA)	43
2.5	16-Bit Arithmetic (ADD, ADC, SBC, INC, DEC)	49
2.6	Jumps (JP)	51
2.7	Relative Jumps (JR, DJNZ)	53
2.8	Subroutine instructions (CALL, RET)	56
2.9	Relative CALLs (CALR)	58
2.10	Restart Calls (RST)	58
2.11	Logical Operations (AND, OR, XOR)	59
2.12	Bit Operations (SET, RES, BIT, CCF, SCF)	60
2.13	Comparisons (CP)	61

2.14	SRL, RLA, RLCA, RRA, RRCA, RLD, RRD)	62
2.15	General Instructions (NOP, HALT, EX, EXX)	64
2.16	Input and Output (IN, OUT)	65
2.17	Block Instructions (LDI, LDIR, LDD, LDDR,	03
	CPI, CPIR, CPD, CPDR, INI, INIR, IND, INDR, OUTI, OTIR, OUTD, OTDR)	67
2.18	Interrupts (DI, EI, RETI, RETN, IMØ, IM1, IM2).	69
	•	
	APPENDICES	
	<del></del>	
APPENDIX	1. mmu	
(Sor	ruction Tables	71
APPENDIX	. 2.	
	Programs	91
BIBLIOG	RAPHY	99
		777

# 

## INTRODUCTION

To many people low-level programming has the air of confusion and mystery. Bits, bytes, hexadecimal and masking etc. are just terms which increase the complexity. The situation need not be so desperate!

# INTRODUCTION

It is assumed, or at least hoped, that the reader has some knowledge of a high level programming language such as BASIC, FORTRAN, etc. Writing programs at a high level consists of defining a problem and then breaking it down into simple enough steps to be able to program the steps using the computer language. For example to add two numbers and print the result in a high level language we could supply a computer with the following program:

LET FIRST\_NUMBER := 23

LET SECOND\_NUMBER := 47

LET RESULT := FIRST\_NUMBER+SECOND\_NUMBER

PRINT RESULT

STOP

Programming at a low-level is similar but the steps involved need to be much smaller. Instead of working with general names such as 'RESULT' it is necessary to work with 'registers', 'accumulators', and 'memory locations'. It is necessary therefore to know about the architecture of the 'Central Processing Unit' (CPU) or 'Microprocessor Unit' (MPU) so that e.g. register names and properties are known.

In this particular text the emphasis is on how to program the 380Z microcomputer which uses the 'Z80' microprocessor unit. Although the manual aims to enable a user to do this it is advisable to read relevant literature on computer architecture and machine code programming. The main problem with general texts is that it is impossible for them to instruct somebody on how e.g. to put a character onto a screen or out to a printer or in from a keyboard. Normally such routines as character input and output are available through the machine operating system and it is only necessary to know how to set up values for the routine and then how to access the routine. In the case of the 380Z this is done through the 'EMT' instructions and full details of these can be found in the Firmware Reference Manual.

To ease your way in to low-level programming it is suggested that you use the 'front panel' facility of the 380Z. Short programs, or even single instructions can be entered into memory and then executed. In this way you should be able to see literally what the instruction does.

Before a note is made of how instructions look at machine level it would be good to take a brief look at the 'architecture' of the Z80\* microprocessor and a few terms which will appear.

#### THE Z80 CPU

The 380Z uses a member of the 8080 family, the Z80, as its central processor unit (CPU). The Z80 has six general purpose registers in the main register set designated as B, C, D, E, H, and L. There is one accumulator - A, and one flag register - F. This microprocessor unit (MPU) is an 8-bit device and therefore each of the registers occupy an 8-bit byte. Very often the six general purpose registers are used in pairs, i.e. BC, DE and HL, for 16-bit operations. The B register has a special property in as much as it can be used for loop counting. In addition to the above there is an alternate register set designated A', B', C', D', E', F', H', and L' which can be manipulated in exactly the same way as the main register set. There are a set of instruction codes which enable the choice of either the A, F registers or the A', F'

	Main Se	t	Alternate	Set
	Accumulator	Flags	Accumulator	Flags
	A	F	Α'	F'
General	В	C	В'	C <b>'</b>
Purpose	D	E	D'	E'
l	Н	L	н'	L'

SPECIAL RE	GISTERS					
Program Co	unter PC					
Stack Poir	nter SP					
Index Regi	ster IX					
Index Register I						
Vector	Memory					
Interrupt	Refresh					
I	R					

FIG. A) Z8O-CPU Register Set

registers, and a choice of either the B, C, D, E, H, L registers or the B', C', D', E', H', L' registers. This gives a combination of four options on the registers to be used.

Also there are two 8-bit special purpose registers and four 16-bit special purpose registers. In practice the two 8-bit special purpose registers, I and R, are arranged as 8 bits and 7 bits respectively. The I or 'interrupt vector' register is used, as the name implies, when using interrupt levels and is not likely to be used by the beginner. The R or 'refresh' register is not normally used by the programmer but is used by the CPU to refresh 'dynamic' RAM (random-access memory).

# (i) Program Counter PC

As soon as a byte is fetched from memory the program counter is incremented and so made to point to the next location in store. For a four-byte instruction the program counter will be incremented four times and will therefore automatically point to the next instruction as the current instruction is being executed. Thus the PC register is used as a pointer to the next byte of information to be fetched from memory into the CPU.

## (ii) Stack Pointer SP

The stack is used to store or exchange data and works on the 'last-in-first-out' (LIFO) principal. Data is PUSHED onto the stack and PULLED off the stack under program control. As data is put onto the stack the SP register is decremented and as data is retrieved from the stack the pointer is incremented.

## (iii) Index Registers IX, IY

These are extremely useful special purpose registers which allow the use of 'indexed' addressing within a program. The register is set to a particular location in memory and by the use of particular instructions can act as a pointer to memory within a range of  $-128_{10}$  to +127 bytes from the reference.

#### BITS AND BYTES

As mentioned earlier the Z8O-CPU is an 8-bit device. This means that the CPU will work with 8-bit patterns. The contents of memory locations for example are stored as a pattern of 8 bits, each 'bit' being either a logical 1 or a logical 6. When 8 bits are taken as a unit like this they are commonly called a 'byte'. Another term commonly found in use is the 'word' length. The word length of a CPU is the length in bits of the 'patterns' it usually deals with. So the Z8O-CPU has a word length of 8 bits, which is 1 byte.

To add to the confusion, 1024 bytes of information give lKbytes, (note: not 1000!). The length of a memory is usually measured in kilobytes.

## HEXADECIMAL

As the name suggests, this is base sixteen arithmetic. The numbers from  $\phi$  to fifteen are represented by:

#### Ø 1 2 3 4 5 6 7 8 9 A B C D E F

In binary the number of bits needed to specify 16 variations is 4, in other words a pattern of four bits can be represented by the appropriate HEX value. It follows then that two HEX digits are required to specify an 8-bit pattern, four HEX digits a 16-bit pattern and so on. Where doubt may arise when reading and writing HEX numbers, they should always start with a digit and end with H, e.g.

5H 5CH ØAFH

# MEMORY CONTENTS AND ADDRESSES

It will be noticed that any of the special purpose registers which store pointers to memory (i.e. addresses), e.g. PC register, are 16-bit registers. Suppose that the addresses were only 8 bits long like the memory contents. This means that the highest memory address would be  $\phi$ FFH =  $2^8$  - 1 = 255 (decimal); not very high. To enable the MPU to address an adequate amount of memory, 16-bit addresses are used. This

means that the highest address (without paging techniques) is:

 $\emptyset$ FFFFH =  $2^{16} - 1 = 65 535$  (decimal).

This provides then the equivalent of 64Kbytes of memory. Much better.

Digressing a little, if the contents of one memory location was 3EH (i.e. 3E in hex.), it may not be clear whether this is an instruction code or data, and if data what kind of data. For simplicity suppose that if it were data then this would be the ASCII code in hex for the appropriate character. Above it is seen that with 8 bits, 25610 patterns are possible. The ASCII set only requires  $128_{10}$  possibilities, thus this can be accommodated easily. With 8 bits it is also possible to provide 25610 different instruction codes straight off for the CPU. If two-byte instruction codes are implemented the choice is increased by a factor of  $256_{10}$ . If now two address bytes are used on top of the selection code the number of possibilities available far exceeds the range required. For these reasons alone a data word size of 1 byte (8 bits) is perfectly adequate. In practice the instructions occupy from one to four bytes. Owing to the large choice available many of the instructions are in the 'implied' mode. This means that the source and destination of the data is implied by the instruction code, e.g.

CODE (HEX)	MNEMONIC	DESCRIPTION
A2	AND D	Take the 8-bit pattern in the A register and do a bit by bit logical AND with the 8-bit pattern in the D register and put the result into the A register.

## INSTRUCTIONS

The Z8O microprocessor has 158 different instructions in its repertoire, and an additional two pseudo-instructions are implemented via the 380Z monitor EMTs. Both 8-bit and 16-bit arithmetic is possible. With 8-bit arithmetic, one operand and the result is always in the accumulator. The arithmetic operations available with 8-bits in this category are addition and subtraction only, multiplication and division must be done by software routines. There are, however, two special arithmetic operations which can be used on any register, these being 'increment' and 'decrement'. Boolean operations are also available in this category, these being, AND, OR, EXCLUSIVE-OR, NEGATE, and COMPLEMENT. Note that 'negate' provides the two's complement and 'complement' provides the one's complement - both operations being performed on the accumulator A.

Only limited arithmetic operations are permitted with 16-bits and no boolean operations are available. Unlike adding and subtracting with or without the carry in 8-bit arithmetic, 16-bit arithmetic does not give the option of subtraction without the carry, i.e.

SIZE MNEMONICS

8-bit ADD, ADC, SUB, SBC

16-bit ADD, ADC, SBC

Note that 'increment' and 'decrement' are permitted with 16-bit registers.

Other instructions are concerned with 8-bit loads, 16-bit loads, Jumps -Calls/Returns, and Rotates/Shifts, and other more specialised operations.

# FLAG REGISTER

As mentioned previously, the Z8O-CPU used in the 380Z system, contains an 8-bit flag register. All the flags available in the CPU can be used when programming or debugging at assembly level with the 380Z. These flags are set in the MPU when most arithmetic and logical operations are performed. They are not usually affected by load instructions except in the more rare instructions such as LD A,R and LDIR. Note that any instruction which does not affect the flags may be interspersed freely between the setting of a flag and inspecting it.

Six of the eight bits in the flag register (F) are used. The 'N' and 'H' flags are used in Binary-Coded-Decimal (BCD) arithmetic and are not likely to be used by the beginner.



#### FIG.B) FLAG REGISTER BIT REPRESENTATION

The remaining flags are:

Sign - set if bit 7 of the result is set (i.e. the number is negative)

Zero - set if the result is zero

P/V - set if the parity of a logical operation is even, or

set if the result of arithmetic causes overflow

Carry - set if the result of arithmetic or logic causes a bit

to flow out of the accumulator

There are only two instructions specifically provided to manipulate the flags:

SCF - set the carry flag

CCF - complement the carry flag

In addition, the following instructions are useful:

AND A - clears the carry flag but does not affect 'A'

XOR A - sets 'A' to zero and clears all but the P/V flag

and the Z flag.

Section 2 of this text covers the instruction set of the Z8O in detail and indicates how, and by what instructions, the flags are affected. The table below gives the 'flag notation' which will be used:

FLAG NOTATION	MEANING
•	Flag not affected
0	Flag reset
1	Flag set
x	Flag unknown
	Flag is affected according to the result of the operation $_{\circ}$
IFF	Content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

## PROGRAMS

Computers work with patterns of Os and ls The Z8O MPU is an eight bit device and therefore works essentially with patterns 8 bits wide. The program counter collects the contents of memory locations and the MPU operates accordingly on the pattern collected. With this in mind suppose we have the following contents in memory:



The pattern '3C' could be data or it could be an instruction. It is important to realise this when programming at machine level. If the program counter is set in the middle of data (e.g. a series of characters representing a message) and then the Z8O allowed to execute the code then the characters will be interpreted as instructions and anything could happen.


So far the patterns of Os and 1s have been represented by hexadecimal digits, mainly to improve the readability (and save on space when writing the code on paper!). Every instruction to the Z80 MPU has a particular pattern and this could be up to 4 bytes long. This means that the length of a pattern is variable (i.e. 1 to 4 bytes). In the above example the pattern is only one byte long and if it is an instruction then it corresponds to 'take the pattern in the accumulator, treat it as a binary number, and increment that number by 1'. Obviously that last description is a bit long and therefore 'mnemonics' are used to represent the action. In this case it is 'INC A' (INCrement Accumulator). When programming using the 'front panel' it is necessary to enter the hexadecimal representations. When an 'Assembler' is used it is possible to write the program using the mnemonics, which are even easier to read and follow, and the Assembler will work out the necessary machine code.

Just remember that there are two ways of getting the Program into the 380Z:

- i) machine code hexadecimal representation,
- ii) assembler code mnemonic representation.

Much more will be said about the Assembler and assembly code later on but it may be advantageous to have a look at a very short program to see how things are related.

Take a look at the following code:



- i) 'ORG' is merely an instruction to the assembler to say 'start assembling the code at this memory address'. Note that the first address is therefore at  $\emptyset 1 \emptyset \emptyset H$ .
- ii) The 380Z is an eight bit computer and therefore each memory location can only store an eight bit code. The first instruction takes three bytes and therefore uses three locations. Owing to this the second instruction starts in the fourth location from the start. This means that if the program was to be entered using the 'Front Panel' the following would be stored:

Address	Contents
Ø1ØØ	3A
Ø1Ø1	<b>ø</b> 8
Ø1Ø2	<b>Ø</b> 1
Ø1Ø3	47
Ø1Ø4	-3 <b>A</b>
Ø1Ø5	<b>ø</b> 9
Ø1Ø6	Ø1
Ø1Ø7	8Ø
Ø1Ø8	<b>Ø</b> 2
Ø1 <b>Ø</b> 9	Ø8 Ø1 47 3A Ø9 Ø1 8Ø Ø2 Ø4
	=

iii) A peculiarity will be seen about the way addresses are stored for instructions. Take 'LD A,(NUM1)' as an example. The instruction has three bytes, one for the instruction itself (3A) and two for the address (NUM1). Now 'NUM1'=location(ØlØ8H) but in the instruction the 'high' byte and the 'low' byte are swapped over. This is always the case with Z8O code and must be carefully adhered to when using the 'Front Panel' to enter programs. When the assembler works out the machine code from the mnemonics the swop is automatically carried out and so mistakes cannot be so easily made. Note also that this means the following is also true:

# LD A, $(12A8H) \Rightarrow 3A A8 12$

- iv) There is no way of stopping this program if it were allowed to run freely. The program could only be run by using the 'single step' facility (see later) of the 'Front Panel' and watching the effects of the instructions.
- v) The 'END' instruction is nothing to do with the program itself but is another directive to the assembler to say that 'this is the end of the code'.
- vi) 'Reading' from a memory location or an MPU register does not destroy the contents of that bit of storage. For example the value of +2 will not disappear from location Ø1Ø8H by putting it into the accumulator. 'Reading' from one location to another is really 'copying'.

## PROGRAM LAYOUT


During the early stages of machine level programming the importance of layout will not appear so relevant because the programs will not be very long. Once the essentials are grasped however the Assembler will start to be used and the programs will become more detailed. When this happens layout is of the utmost importance. There as no hard and fast rules about what should go where but one thing is for sure - absolutely lace the code with comments. An instruction may be placed in the code for one of a number of reasons. For example, 'XOR A' (exclusively-OR accumulator with itself) will unset the carry flag and set the contents of the accumulator to zero, amongst other things. It is important that a comment exists to say what effect is primarily desired from the instruction.

#### ASSEMBLY LEVEL SOFTWARE

Present documentation by RML on TXED, ZAS/M should be used in conjunction with this manual. It will be helpful to take a closer look at the overall operation of assembler work, and to this end consider again the figure on p.9.

The small block on the left is the machine code and is the form in which the program would be entered using say the front panel. This machine code is produced by the 'Assembler' which uses the 'source code' as its input. The source code is all that which is inside the large block on the right. Once the program or program segment has been written it can be entered into the computer using the RML Text Editor (TXED), and this can then be saved on tape or disc as a source code file. Again this is just the information in the block on the right. The RML Assembler (ZAS/ZASM) can then use this file to produce two new files, a 'Listing file' and a 'Hex file'. A listing file, if printed, would look like the above two blocks joined together. A 'Hex file' is basically just a coded form of the machine code, and can be printed.

So far then we have the following situation:



Obviously the files can be produced on a cassette tape or a disc depending on what kind of system is being used. Note especially that a distinction has been made between the hex file and the machine code. First take a look at the cassette assembler. In this assembler a hex file can be stored or listed and is just a character representation of the machine code. This form is only really useful for producing machine code listings or for sending a copy of the machine code between computers over transmission lines. It is possible as will be seen to get the assembler to produce a machine code file. This is not 'listable', at least not in the sense that the listing would be intelligible. It is the machine runnable form and can be loaded and run in the same way as BASIC or TXED. The

difference is important to realise. The disc version of the assembler (ZASM) is slightly different. In this case it is not possible to get the assembler to produce the machine code file, only the hex file. A utility program called 'LOAD' is then used which takes the hex file as its input and produces a machine code file. Note that with all disc machine-runnable files the 'extension' of this file will be '.COM'.

# HOW TO PROGRESS - A SUGGESTION

Having got this far it should be possible to start looking at the instruction set of the Z80 MPU, keeping in mind the standard Zilog mnemonics for the codes. Chapter 2 deals with the standard Z80 instructions. In order to write useful programs at machine level it will also be necessary to understand the special 380Z monitor routine instructions (e.g. for input/output). Details of these can be found in the Firmware Reference Manual. Before much more is done however it may be wise to first come to grips with using the 380Z Front Panel' facility. This is an essential and powerful tool when programming the 380Z at machine level. Learning even a subset of the features will be a major advantage.

Once familiarity is achieved with the front panel a close look can be made at the programming side. Appendix 2 contains documented examples and these can be used to gradually get to know the instruction set. Not every Z80 instruction is covered but hopefully enough is included to enable the reader to explore the other instructions as and when it becomes necessary. The chapters on the instruction set etc. can be consulted if a more detailed look at the particular instruction types is desired.

As familiarity increases the Assembler will (or should!) start to be used, probably (and advisably) using the Text Editor to produce the source program.

It is hoped that the Appendices will provide quick reference guides to help when writing machine level programs of your own.

# 

section 1

# FRONT PANEL

Other than working with the 380Z at a high level, e.g. using BASIC, there are two other modes possible. One is the 'monitor' mode and the other, the 'front panel' mode. When the 380Z is first switched on it is automatically in monitor mode, where the command prompt is a right-arrow (→). This indicates that the user is communicating with the cassette operating system. With discs the bootstrap (B) monitor command can be executed which, provided the 'Operating System' disc is in unit 'A', will load the disc operating system. This will output a short message followed by a new prompt: A>. The 'A' before the arrow indicates the disc unit which will be accessed by default. In either of the above states the front panel mode will be entered on receipt of a 'CTRL-F', and will appear similar to:

3A	F5	F3	18	E0	AD	CD	С9	E6AC	>PC
00	FF	E4	3F	E6	AC	E6	9E	FFBE	SP
00	EE	FF	00	04	OF	С3	80	01D5	ΙY
' 80	0F	0E	01	FF	CO	6F	32	7BFA	IX
01	00	F5	C0	BA	F0	00	18	EED0	HL
: E6	AC	F5	Cl	BE	F5	00	04	FF04	DE
00	E4	2F	С3	00	00	E6	AC	0000	BC
			1		VNC	Н '	SZ	06FF	AF
)	00 AC	F5 F5	C0 C1 C3	BA BE 00	F0 F5 00	00 00 E6	18 04 AC	EED0 FF04 0000	HL DE BC

#### IO 0000 FF FF FF FF FF FF FF

				<b>1</b>			
E6A0	C9	E6A8	C9	Ė6B0	0C	E6B8	0C
E6A1	F7	E6A9	CD	E6B1	FF	E6B9	FF
E6A2	21	E6AA	AD	E6B2		E6BA	Fl
E6A3	FE	E6AB	ΕO	E6B3	28	E6BB	FE
E6A4	06	>E6AC	18<	E6B4	05	E6BC	01
E6A5	28	E6AD	F3	E6B5	3E	E6BD	C0
E6A6	02	E6AE	F5	E6B6	17	E6BE	3A
E6A7	В7	E6AF	3A	E6B7	32	E6BF	0C

#### FIG 1.1 380Z Front Panel

This 'front panel' is software written and controlled, providing an excellent mechanism for the input and debugging of machine level programs. Commands and delimiters are combined to form capabilities for data input, single stepping, block memory shifts, flag checking, register updating and so on. Useful utilities also exist for pattern searching and hexadecimal calculations.

Note that while in this mode the scroller only operates on the bottom four lines, and that the command prompt is now an exclamation mark (!).

# SUMMARY OF FRONT PANEL COMMANDS

COMMAND	ACTION
(Memory Pointer)  M I R U (Memory Pointer Delimi SPACE CARRIAGE RETURN	Remain at present location Increment memory pointer Decrement memory pointer
LINE FEED	Move back memory pointer by eight Advance memory pointer by eight
(Register Pointer)  < > , ,	Increment Register Pointer Increment I/O Pointer Decrement I/O Pointer Set I/O port to given value
(Utilities)  X P S G N H Z K	Switch Register Display to Alternate set Fill and Test Memory between limits Shift Memory Content Get first occurrence of specified pattern of bytes Find next occurrence of pattern Hexadecimal Calculator Execute single instruction; 'single step'. Continue program execution Set Program Counter to specified address and continue execution.
(Exit) CTRL-B CTRL-C	Exit to COS monitor Exit to CP/M

# DISPLAY DESCRIPTION

There are three main areas for the panel, as shown below. At the top is a block of memory relating to the register. In the middle is a line display for the I/O ports, and at the bottom is a block of 32 locations plus associated contents of actual memory.

```
>PC E6AC C9 CD AD E0 18 F3 F5 3A
 SP
    FFBE 9E E6 AC E6 3F E4 FF 00
 IY 01D5 80 C3 OF 04 00 FF EE 00
 IX 7BFA 32 6F CO FF 01 0E 0F 80
    EEDO 18 00 FO BA CO F5 00 01
 HL
    FF04 04 00 F5 BE C1 F5 AC E6
    0000 AC E6 00 00 C3 2F E4 00
 BC
     06FF SZ H VNC
 IO 0000 FF FF FF FF FF FF FF
                      1
E6A0 C9
           E6A8 C9
                      E6B0 0C
                                  E6B8 0C
E6A1 F7
           E6A9 CD
                      E6B1 FF
                                  E6B9 FF '
E6A2 21
                      E6B2 B7
           E6AA AD
                                  E6BA F1
E6A3 FE
           E6AB E0
                      E6B3 28
                                  E6BB FE
E6A4 06
          >E6AC 18<
                      E6B4 05
                                  E6BC 01
E6A5 28
           E6AD F3
                      E6B5 3E
                                  E6BD C0
E6A6 02
           E6AE F5
                                  E6BE 3A
                      E6B6 17
E6A7 B7
           E6AF 3A
                      E6B7 32
                                  E6BF OC
```

FIG 1.2 - 380Z Front Panel

Consider first the top region, the register display area. The registers are denoted by their standard Zilog mnemonics: PC, SP, IY, IX, HL, DE, BC and AF; referring to the Program Counter, Stack Pointer, two Index Registers, three 16-bit registers, Accumulator and Flag Register. Immediately to the right of these mnemonics are four-digit hexadecimal numbers. These numbers display the contents of the registers. To the right again, of all but the A and F registers, is a row of eight two-digit hexadecimal numbers. These numbers represent the memory contents as addressed by the contents of the registers. The register pointer, at the foot of the fourth column from the left, points to the actual memory contents as addressed by the register. To the left of this byte are four bytes of memory directly below the register content, and to the right are three bytes of memory directly above the register content.

In the case of the 'AF' row this would not be very meaningful and so the content of the flag register is displayed using the letters: S, Z, H, V, N, and C to indicate the presence of any of these flags. For example, the presence of the C means that the Carry flag has been set. Note that these letters are the standard symbols used by Zilog, with the letter V acting for the Zilog P/V symbol.

Consider now the middle region, the I/O port display area. This line display is associated with the upper register region in as much as the register pointer to the left of the mnemonics, initially pointing

to the Program Counter, can be made to point to this row.

The lower part of the display, the memory location display, is completely separate from the above two regions. It consists of a block of 32 memory location addresses together with their associated contents. Approximately half way down the second block of eight are the memory pointers. When modifying or inserting memory content it is at the location pointed to by these pointers that the memory content can be changed.

# MEMORY POINTER COMMANDS (M, I, R, U)

These four commands provide a mechanism for aligning the memory pointer on the front panel to specific locations.

# 1.3.1 M

Format: e.g.  $\underline{M} > \underline{21C4}$ 

Typing M as a command to the front panel prompt (!) will result in the command being echoed plus a prompt (>) for a hexadecimal value. This value should be a four-digit address. If less than four digits are entered then leading zeroes will be assumed:

If more than four digits are entered then the digits displayed will be shifted to the left displaying the last four digits entered, this being the address used for the move. (On some machines you may have to DELETE).

On entering the address and pressing the RETURN key the memory location display will adjust itself so that the memory pointer is aligned with the location specified.

>PC       0203       00       C3       09       02       CD       E9       03       C3         SP       FFBE       9E       E6       AC       E6       3F       E4       FF       00         IY       01D5       80       C3       0F       04       00       FF       EE       00         IX       7B00       7F       C8       F7       01       C9       CD       C8       7B         HL       EED0       18       00       F0       BA       C0       F5       00       01         DE       FF04       04       00       F5       BE       C1       F5       A2       13         BC       0000       03       02       00       00       C3       2F       E4       00         AF       0642       Z       N       T       T       T       T	>PC 0203 00 C3 09 02 CD E9 03 C3 SP FFBE 9E E6 AC E6 3F E4 FF 00 IY 01D5 80 C3 0F 04 00 FF EE 00 IX 7800 7F C8 F7 01 C9 CD C8 7B HL EED0 18 00 F0 BA C0 F5 00 01 DE FF04 04 00 F5 BE C1 F5 AC E6 BC 0000 03 02 00 00 C3 2F E4 00 AF 0642 Z N
IO 0000 FF FF FF FF FF FF FF	IO 0000 FF FF FF FF FF FF FF FF
1396 F5	E6A0 C9 E6A8 C9 E6B0 OC E6B8 OC E6A1 F7 E6A9 CD E6B1 FF E6B9 FF E6A2 21 E6AA AD E6B2 B7 E6BA F1 E6A3 FE E6AB E0 E6B3 28 E6BB FE E6A4 O6 >E6AC 18< E6B4 O5 E6BC O1 E6A5 28 E6AD F3 E6B5 3E E6BD CO E6A6 O2 E6AE F5 E6B6 17 E6BE 3A E6A7 B7 E6AF 3A E6B7 32 E6BF OC

FIG. 1.3 - EFFECT of 'M' COMMAND

The example above (Fig. 1.3) shows the effect of the command:  $M \geq \text{E6AC}$ , on the original display.

## 1.3.2 I

Format: ! I

This command sets the memory pointer to the address as specified by the memory contents presently pointed to. Note that it is only necessary to enter the command in response to the prompt (!), NO RETURN is required.

Suppose the memory display around the pointer is as follows:

EØ4A F5 EØ4B CD → EØ4C 56 ← EØ4D EØ EØ4E D5

On the 'I' command the byte pointed to by the memory pointer and the following byte (56,EØ) will be taken as the absolute address to move to, in standard machine format which is LSB first followed by MSB; which in this case would give an address of EØ56. The memory display around the pointer would then become:

EØ54 E3 EØ55 C9 → EØ56 D5 ← EØ57 21 EØ58 Ø8

#### 1.3.3 R

Format: ! R

This command is similar in operation to the 'I' command and sets the memory pointer to the relative address as specified by the memory contents presently pointed to. The result of the relative move will be exactly the same as that under normal program execution. In view of this the 'R' command is an extremely useful tool for testing relative calls and jumps in user programs.

Suppose the memory contents around the pointer are as follows:

E69A 28 →E69B FC← E69C EF

On the 'R' command the byte pointed to by the memory pointer will be taken as the relative position of the location to move to. The code FC is interpreted as -4 (decimal) and therefore the memory contents around the pointer will now be:

E697 C9 → E698 F7 ← E699 1D E69A 28

Note that the pointer has apparently only skipped backwards three locations and not the four which were specified. This is because under normal program execution when an instruction is fetched, the program counter (PC) is automatically advanced to the first byte of the next instruction. On executing a relative jump this has to be taken into account.

# 1.3.4 U

Format: !U

This is another command (like I and R) which sets the memory pointer by reference to an already existing location, this time the Program Counter. The figure below (Fig.1.4) shows the effect of the 'U' command. In the initial state the memory pointer is aligned to some particular location in memory, and the program counter (PC) is pointing to location E6AC. On execution of the 'U' command the memory display is updated so that the memory pointer now aligns itself with the address given by the program counter.

>PC	E6AC	C9 CD	AD	E0 1	8 F3	F5	3A		Ē	>PC	E6AC	C9	CD	AD	EO	18	F3	F5	3A		
SP	FFBE	9E E6	AC	E6 3	3F E4	FF	00			SP	FFBE	9E	E6	AC	E6	3F	E4	FF	00		
IY	01D5	80 C3	0F	04 0	00 FF	EE	00		Ī	IY	01D5	80	С3	0F	04	00	FF	EE	00		
IX	7B00	7F C8	F7	01 C	:9 CD	C8	7B			IX	7B00	7F	С8	F7	01	C9	CD	C8	7B		
$^{\rm HL}$	EED0	18 00	F0	BA C	0 F5	00	01		Ē	$^{\rm HL}$	EED0	18	00	F0	BA	C0	F5	00	01		
DE		04 00							Ī	DE	FF04	04	00	F5	BE	Cl	F5	AC	E6		
BC	0000	AC E6	00	00 C	3 2F	E4	00		Ī	BC	0000	AC	E6	00	00	C3	2F	E4	00		
AF	0642	Z	N	T	•				Ē	AF	0642	Z		N		Ť					
									Ī												
IO	0000	FF FF	FF F	F FF	FF	FF I	FF		Ē	10	0000	FF F	F I	FF 1	FF 1	FF I	F I	FF 1	FF		
				1					Ī							T					
2029		2031			039		2041	55	Ī	E6A0	C9	E6	A8	C9		E61	30 (	OC		E6B8	OC.
202A		2032			03A		2042		Ī	E6A1	F7			CD		E6E				E6B9	FF
202B		2033			:03B		2043	D2	Ē	E6A2	21	E6	AA	AD	٠	E6E	32 I	37		E6BA	Fl
202C	AD	2034	D2	2	:03C	4 E	2044	46	Ē	E6A3	FE	E6	AB	ΕO		E6E	3 2	28		E6BB	FE
202D	AA	>2035	BE<	2	03D	D4	2045	52	Ē	E6A4	06				<					E6BC	01
202D 202E		>2035 2036			03D 03E		2045 2046			E6A4 E6A5		>E6	AC	18	<	E6E	34 (	)5		E6BC E6BD	
	AF DE		BD BC	2		41 42		C5 49		E6A4 E6A5 E6A6	28	>E6 E6	AC AD		<		34 ( 35 (	)5 3E		E6BC E6BD E6BE	C0

FIG. 1.4 - EFFECT OF 'U' COMMAND

When 'single stepping' through machine level programs this command is extremely useful in that it updates the memory display quickly, to correspond with the program counter movements.

# 1.4 Reading and Modifying Memory

SPACE
CARRIAGE RETURN
- (minus)
/ (backslash)
LINE FEED

and used to read and modify local blocks of memory. To read memory, i.e. look at the contents given by the display, the delimiters are used on their own. To modify memory locations the delimiters are used in conjunction with a two-digit hexadecimal value, which is to be the new contents of the memory location pointed to by the memory pointer.

## 1.4.1 Reading

When purely examining the contents of local memory the delimiters are used on their own in response to the prompt (!). They are not echoed back in any way although the four-line scroller will scroll up at the bottom of the display. Used in this mode they have the following effects:

SPACE = Remain at present location. Do nothing.

CARRIAGE RETURN = Increment the memory pointer. If initially at address ED73; will now point to ED74.

Decrement the memory pointer. If initially at address EC5A; will now point to EC59.

LINE FEED = Advance the memory pointer by eight locations. If initially at address EC2Ø; will now point to EC28.

## 1.4.2 Modifying

When modifying memory locations the above delimiters are used together with a two-digit hexadecimal value. If only one digit is entered as the value then a leading zero is assumed:

If more than two digits are entered then the last two digits entered will be taken as the value.

Format: e.g. ! 3B < delimiter >

To modify the memory content of the location pointed to by the memory point the hexadecimal value must be entered followed by any one of the delimiters, in response to the prompt (!). The value specified will be entered into the location originally pointed to and then the memory pointer will be adjusted as defined by the delimiter.

For example, suppose that the command: 4F < carriage return > had been input with the initial memory display around the memory pointer being:

21A3 CD 21A4 34 → 21A5 ØØ ← 21A6 ØØ


The initial location pointed to (21A5) would have a new content (4F) entered and then the memory pointer would be modified accordingly; in this case incremented by one location. The memory display around the pointer would therefore become:

21A4 34 21A5 4F → 21A6 ØØ ← 21A7 ØØ

Note that if an attempt is made to modify the contents of ROM (Read-Only-Memory) then although the command will be accepted and the effect of the delimiter exercised, the memory modification will be nullified.

# 1.5 Modifying Registers

First of all, another look at the front panel. In the upper region of the display, the Register display, to the left of the register mnemonic for the Program Counter (PC) there is a pointer. By using the register pointer delimiter '.' (full stop), this pointer can be moved down to point to any of the register mnemonics (including the IO display).



(a) 380Z Front Panel

(b) Successive effects of '.' command

FIG 1.5 FRONT PANEL AND EFFECT OF '.' COMMAND

On reaching the IO display, another '.' input will set the register pointer back to the program counter (PC).

The purpose in being able to move the register pointer around in this way is that it is the register pointed to which can be modified. To modify the register pointed to a four-digit hexadecimal value is expected plus the '.' delimiter.

Format: e.g. !Ø2Ø3 <.>

Normal hexadecimal input rules apply here, meaning that leading zeroes are assumed if necessary and the last four digits will be accepted if more than four are entered.

A point to watch out for here is that if the wrong delimiter is used, e.g. < carriage return >, then it will be a memory location which will be altered - not the register. It will be noticed that the use of the register pointer delimiter in this mode does not result in the register pointer being moved. Hence the delimiter has two roles.

- (a) When used alone it specifies a shift of the register pointer;
- (b) When used together with a hexadecimal value it specifies a modification to the appropriate register.

As soon as the delimiter is entered the hexadecimal value given will be entered into the register pointed to. Note that the contents of the eight-byte row displayed to the right of the register content display also changes to coincide with the memory locations denoted by the new content of the register. In the case of the AF register note that e.g. POFF will place 'FF' into the flag register and hence display all the flags available.

## 1.6 Modifying IO Ports

The Input/Output ports are addressed using the delimiters given in the summary at the beginning of this chapter. The 'contents' display of the ports will not alter however unless particular ports are explicitly addressed. It is unusual for the beginner to use these ports and they are normally only used when dealing with control applications.

# 1.7 Utilities (X, P, S, G, N, H, Z, K, J)

Nine routines exist within the 'front panel' of the 380Z and are designed specifically to ease the formation and debugging of machine level programs.

# 1.7.1 X

Format: ! X

This command will enable the alternate set of registers, available within the Z8O microprocessor, to be displayed in place of the original set.

# IO 0000 FF FF FF FF FF FF FF

				Τ		*	
1497	D6	149F	21	14A7	FE	14AF	CD
1498	03	14A0	00	14A8	1A	14BO	А3
1499	F1	14A1	01	14A9	37	14B1	14
149A	C3	14A2	C9	14AA	C8	14B2	D0
149B	69	>14A3	CD<	14AB	В7	14B3	FE
149C	05	14A4	E5	14AC	28	14B4	OA.
149D	36	14A5	26	14AD	F5	14B5	28
149E	00	14A6	D8	14AE	C9	_ 14B6	04

#### FIG. 1.6 - ALTERNATE REGISTER SET

Each successive 'X' command input to the prompt (!) will exchange the set of registers displayed. Note that when the alternate set is being displayed each of them (HL', DE', BC', AF') is flagged with an apostrophe. The set of registers displayed by the front panel is the set which will be used in the running of a program, so it is important before running programs from the front panel that the correct set is available.

#### 1.7.2 P

Format: e.g. 
$$\frac{!P}{FIRST} > \underline{\emptyset2\emptyset\emptyset}$$
 $LAST > \underline{\emptyset2\emptyset9}$ 
 $WITH > \overline{AF}$ 

Two functions are carried out when the command 'P' is entered in response to the command prompt (!). A section of memory is 'filled' and then 'tested'. On entry of the command the routine prompts for the first and last addresses to be filled. It then prompts for the two-digit hexadecimal value which is to be entered into the locations. An ?ERR? message will be output and a return made to the Cassette Operating System (prompt  $\rightarrow$  ), if the final address is less than the first address.

On entering the 'fill with' byte, all locations between the specified limits, inclusive, will be filled with this byte. This command has no effect on the memory pointer whatsoever.

As the memory is being filled, it is also read back to check that the specified change has taken place. If an error is detected then the ?ERR? message is output and the front panel re-entered with the memory pointer aligned to the location causing the error. To continue the fill and test routine at the next byte the 'K' command can be entered, or an exit to either of the operating systems made (CTRL-B,CTRL-C). This facility does provide a very convenient mechanism for testing memory integrity, memory type (RAM/ROM), or end of user memory. Note that non-existent memory reads as FF(hex.).

>PC E6AC C9 CD AD E0 18 F3 F5 3A	>PC E6AC C9 CD AD E0 18 F3 F5 3A
SP FFBE 9E E6 AC E6 3F E4 FF 00	SP FFBE 9E E6 AC E6 3F E4 FF 00
IY 01D5 80 C3 OF 04 00 FF EE 00	>PC E6AC C9 CD AD E0 18 F3 F5 3A  SP FFBE 9E E6 AC E6 3F E4 FF 00  IY 01D5 80 C3 0F 04 00 FF EE 00  IX 7B00 7F C8 F7 01 C9 CD C8 7B  HL EED0 18 00 F0 BA C0 F5 00 01  DE FF04 04 00 F5 BE C1 F5 00 02
IX 7B00 7F C8 F7 01 C9 CD C8 7B	IX 7B00 7F C8 F7 01 C9 CD C8 7B
HL 2A30 00 00 20 85 00 58 00 00	HL EEDO 18 00 FO BA CO F5 00 01
DE 0000 AC E6 00 00 C3 2F E4 00	DE FF04 04 00 F5 BE C1 F5 00 02
BC 8518 FF FF FF FF FF FF FF	BC 0000 AC E6 00 00 C3 2F E4 00
AF OC95 S H V C T	AF 0642 Z N T
IO 0000 FF FF FF FF FF FF FF	TO 0000 PR PR PR PR PR PR PR
10 0000 11 11 11 11 11 11 11	IO 0000 FF FF FF FF FF FF FF
↑	10 0000 FF FF FF FF FF FF
_	<b>†</b>
<b>↑</b>	01F4 00 01FC 00 0204 AF 020C C3
01F4 00 01FC 00 0204 E9 020C C	01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00
1F4 00 01FC 00 0204 E9 020C C 01F5 00 01FD 00 0205 03 020D 0	1 01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00 01F6 00 0206 AF 020E 04
01F4 00 01FC 00 0204 E9 020C C 01F5 00 01FD 00 0205 03 020D 0 01F6 00 01FE 00 0206 C3 020E 0 01F7 00 01FF 00 0207 03 020F F	1 01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00 01F6 00 01FE 00 0206 AF 020E 04 01F7 00 01FF 00 0207 AF 020F F7
01F4     00     01FC     00     0204     E9     020C     C       01F5     00     01FD     00     0205     03     020D     0       01F6     00     01FE     00     0206     C3     020E     0       01F7     00     01FF     00     0207     03     020F     F	01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00 01F6 00 01FE 00 0206 AF 020E 04 01F7 00 01FF 00 0207 AF 020F F7 01F8 00 >0200 AF< 0208 AF 0210 22
1F4 00 01FC 00 0204 E9 020C C 01F5 00 01FD 00 0205 03 020D 00 01F6 00 01FE 00 0206 C3 020E 00 01F7 00 01FF 00 0207 03 020F F 01F8 00 >0200 C3< 0208 04 0210 2	01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00 01F6 00 01FE 00 0206 AF 020E 04 01F7 00 01FF 00 0207 AF 020F F7 01F8 00 >0200 AF< 0208 AF 0210 22 01F9 00 0201 AF 0209 AF 0211 FE
01F4       00       01FC       00       0204       E9       020C       C         01F5       00       01FD       00       0205       03       020D       0         01F6       00       01FE       00       0206       C3       020E       0         01F7       00       01FF       00       0207       03       020F       F         01F8       00       >0200       C3       0208       04       0210       2         01F9       00       0201       09       0209       CD       0211       F	01F4 00 01FC 00 0204 AF 020C C3 01F5 00 01FD 00 0205 AF 020D 00 01F6 00 01FE 00 0206 AF 020E 04 01F7 00 01FF 00 0207 AF 020F F7 01F8 00 >0200 AF< 0208 AF 0210 22 01F9 00 0201 AF 0209 AF 0211 FE 01FA 00 0202 AF 020A E9 0212 03

a) Initial state

(b) After format example (above) entered

FIG 1.7 - EFFECT OF 'P' COMMAND (e.g.)

#### 1.7.3 S

Format: e.g.  $\frac{! S}{FIRST} = \frac{0200}{0203}$  TO = 0208

A block of memory, as defined by the user in response to the FIRST and LAST prompts, is shifted to another area of memory store as defined by the user in response to the TO prompt.

The shift routine is entered by typing 'S' in response to the command prompt(!), and three four-digit hexadecimal addresses are required for operation. All contents of the locations specified by the user, inclusive, are moved sequentially to another area of memory starting at the address specified. The memory pointer is not affected by this command. It is possible to shift a block up or down the memory and the source area and the destination area are allowed to overlap. If however the final address is less than the first address specified, an ?ERR? message will be output and a return made to the Cassette Operating System(prompt -).

Note that the memory contents are not tested, as in the 'P' command, and therefore any attempt to overwrite ROM (Read Only Memory), or access non-existant memory, will be nullified- though not pointed out to the user.

>PC E6AC C9 CD AD E0 18 F3 F5 34	⇒ >PC E6AC C9 CD AD E0 18 F3 F5 3A
SP FFBE 9E E6 AC E6 3F E4 FF 00	SP FFBE 9E E6 AC E6 3F E4 FF 00
IY 01D5 80 C3 OF 04 00 FF EE 00	IY 01D5 80 C3 OF 04 00 FF EE 00
	IX 7B00 7F C8 F7 01 C9 CD C8 7B
IX 7B00 7F C8 F7 01 C9 CD C8 7	
HL EEDO 18 00 FO BA CO F5 00 0	HL EEDO 18 00 FO BA CO F5 00 01
DE FF04 04 00 F5 BE C1 F5 00 03	DE FF04 04 00 F5 BE C1 F5 00 02
BC 0000 AC E6 00 00 C3 2F E4 00	BC 0000 AC E6 00 00 C3 2F E4 00
AF 0642 Z N T	<b>■</b> AF 0642 Z N ↑
AI 0042 2 II	
** *** *** *** *** *** *** *** *** ***	IO 0000 FF FF FF FF FF FF FF
10 0000 FF FF FF FF FF FF FF	<b>1</b>
Ť	0000 00
01F4 00 01FC 00 0204 E9	020C C3 01F4 00 01FC 00 0204 E9 020C C3
01F5 00 01FD 00 0205 03	20D 00 01F5 00 01FD 00 0205 03 020D 00
01F6 00 01FE 00 0206 C3	020E 04 01F6 00 01FE 00 0206 C3 020E 04
	20F F7 00 01FF 00 0207 03 020F F7
	,201 1, <b>a</b> 011, 00 0111 00 011, 00 011
01F8 00 >0200 C3< 0208 04	0210 22 01F8 00 >0200 C3< 0208 C3 0210 22
01F9 00 0201 09 0209 CD	0211 FE <b>1</b> 01F9 00 0201 09 0209 09 0211 FE
01FA 00 0202 02 020A E9	0212 03 01FA 00 0202 02 020A 02 0212 03
01FB 00 0203 CD 020B 03	

(a) Initial state

(b) After format example (above) entered.

FIG 1.8 - EFFECT OF 'S' COMMAND (e.g.)

An extra point here is that the front panel 'S' command can also be executed directly from the Cassette Operating System (prompt  $\rightarrow$ ), but not the Basic Disc Operating System (normal prompt  $\stackrel{>}{A}$ ).

#### 1.7.4 G, N

These two commands are taken together as they both provide for a 'memory search'.

The 'G' command enables a particular byte pattern to be searched for within memory. On entering this command the routine will prompt (>) for the byte values in the pattern. Prompts will continue until a RETURN is pressed with no associated byte.

On the final RETURN the routine will search for the specified pattern within memory. If the pattern is found then the memory pointer is modified to point to the location containing the first byte of the first occurrence of the pattern.

>PC SP IY	FFBE		0 18 F3 F5 3 6 3F E4 FF 0 4 00 FF EE 0	0	SP FFE	C C9 CD AD E0 E 9E E6 AC E6 E 20 56 4E 43	3F E4 FF 0	0
IX HL	7B00	7F C8 F7 0	1 C9 CD C8 7 A CO F5 OO C	В	IX FFE	C 3C E9 00 00	7F E1 42 0	6
DE	FF04	04 00 F5 B	E C1 F5 00 C	2	DE FFC	04 04 00 F5 BE	C1 F5 10 0	2
BC AF	0642		0 C3 2F E4 0 ↑			2 Z N	) C3 2F E4 U	U
ΙO	0000	FF FF FF FF	FF FF FF FF		10 0000	FF FF FF FF	FF FF FF FF	
01F4	00	01FC 00	0204 E9	020C C3	0204 E9	020C C3	0214 OC	021C 32
01F5	00	01FD 00	0205 03	020D 00	0205 03	020D 00	0215 FE	021D 3C
01F6	00	01FE 00	0206 C3	020E 04	0206 C3	020E 04	0216 05	021E 02
01F7	00	01FF 00	0207 03	020F F7	0207 03	020F F7	0217 CO	021F AF
01F8	00	>0200 C3<	0208 04	0210 AF	0208 04	>0210 AF<	0218 3A	0220 C9
01F9	00	0201 09	0209 CD	0211 E5	0209 CD	0211 E5	0219 3C	0221 CD
01FA	00	0202 02	020A E9	0212 E1	020A E9	0212 E1	021A 02	0222 1D
	00	•						

- (a) Initial state
- (b) After format example (above)
   entered.

FIG 1.9 - EFFECT OF 'G' COMMAND (e.g.)

Once a pattern has been entered using the 'G' command, the 'N' command will get the next occurrence of the same pattern. On successive entries of 'N' the memory pointer may be seen to point to location FF4E, this is the store used by the routines for the pattern. Note therefore that if the memory pointer never moves from FF4E, this is an indication that the pattern does not exist in usable memory.

#### 1.7.5 H

Format: e.g. 
$$\frac{1}{342A}$$
  $\frac{1}{342A}$   $\frac{1}{342A}$ 

Typing 'H' provides the user with a hexadecimal calculator. This is therefore an extremely useful tool for working out relative addresses, amongst other things.

The routine prompts (>) for two hexadecimal values. After the second value has been entered the routine will print out the sum and the DIFFERENCE of the specified values. For example, using the format figures (above) the scrolling area at the bottom of the screen will read as follows:

$$\begin{array}{c}
\frac{1}{3} + \frac{1}{342A} \\
> \frac{342A}{342A} \\
 & \text{Sum} \quad \text{Difference}
\end{array}$$

Be careful when determining relative addresses. The 'R' command should always be used to check these.

#### 1.7.6 Z,K

Format: 
$$\frac{1}{2}$$
  $\frac{1}{2}$ 

In front panel mode it is possible to step through machine level programs an instruction at a time, by using the 'Z' command. The next instruction to be obeyed will be given by the program counter (PC) - not the memory pointer. After any instruction has been executed the contents of all affected registers will be modified appropriately, with the program counter (PC) containing the address of the next instruction to be obeyed.

Complex instructions such as LDIR will require a multiple number of 'single steps' for completion, owing to the way in which the Z80 executes such instructions.

One particular difficulty with single stepping is the use of routines which are time dependent, e.g. the keyboard input routines. A convenient way round this is to use the BREAK code (RST 38H, FF hex). This

break code is inserted into the first byte of the instruction following the time dependent routine. The 'K' command can now be given which will cause the program to be executed at normal speed, using the values presently in the registers. When the time dependent routine has been fully executed (for example with a keyboard input routine this could be after a key has been pressed), the break point will be encountered, causing a fresh display of the front panel and a return to front panel mode. At this point the program counter will contain the address of this 'break' instruction and the memory pointer will be pointing to the same. The original content of this location can now be replaced and the single stepping continued as normal.

Single stepping is achieved in the  $380\mathrm{Z}$  by enabling a counter which causes a non-maskable interrupt (NMI) after the execution of a single instruction. Prior to the execution of the instruction the contents of locations 0066 to 0068 hex are saved (NMI transfer vector) and stored immediately afterwards. For this reason it is not possible to single step correctly through these locations. This is not a serious handicap as in nearly all cases single stepping is carried out within user programs and these should never access this area anyway, for program instructions.

#### 1.7.7 J

Format: e.g. ! J > 243A

The 'J' (JUMP) command is used to start the normal execution of a machine level program at the address specified by the user. On issuing the 'J' command a prompt (>) is given for an address. When the address is entered the stack pointer is reset, the specified address is placed into the program counter (PC) and normal execution initiated.

Note that the 'J' command is also available in the Cassette Operating System monitor mode, (prompt  $\rightarrow$  ) - but not in the Basic Disk Operating System, (normal prompt A >).

#### 1.8 Exits (CTRL-B, CTRL-C)

An exit can be made from front panel mode at any time, and in two ways.

#### 1.8.1 Control - B

Typing control-B while in front panel mode will force an exit to the Cassette Operating System monitor (prompt  $\rightarrow$  ). The stack pointer is reset and the full screen scroller returned.

#### 1.8.2 Control - C

Typing control-C while in front panel mode (or monitor mode) will force an exit to the  ${\tt CP/M}$  Disc Operating System. This is only the case if the 'systems' disc is in unit A. If the disc or disc unit is not available for some reason then the error message ?BOOT? will appear and a return to the Cassette Operating System made.

#### 1.9 Calling the Front Panel

Finally, the Front Panel may be entered via a defined address which can be 'called'. As long as the PC is not altered in any way, the 'K' command will return to the instruction following the CALL, and normal execution will be resumed.

section 2

### 2. Z30 INSTRUCTION SET

The Z80 microprocessor unit is the third member of the family, the first two being the 8008 (48 instructions) and the 8080 (78 instructions). A set of 158 instructions comprises the repertoire of the Z80. This implies that although the Z80 is a powerful MPU(microprocessor unit) it is not an easy device to master well. As time and practice progress however the full qualities of this excellent MPU will begin to evolve.

In many cases it is possible to group a number of instructions and consider them all in one go. By describing, in as much detail as necessary, the operation of one of the instructions in any group, the operation of the remaining instructions will also be known. The source and destination of the data and affected flags are likely to be the only differences.

It is on this principle that the instruction set of the Z8O has been organised here. Wherever possible, instructions have been grouped together. For instance, all eight-bit loads are considered together. If it is possible to sub-divide these groups so that each sub-division contains an operationally similar set of instructions, this has also been done.

Considerable effort has been put in to arrange the layout of all groups and sub-divisions of groups of instructions to allow for easy reference. It should not, and is not intended to be, necessary to know all the instructions in any one section before progressing on to the next. Reasonably complex, though not necessarily efficient, machine level programs can be written by referencing the appropriate beginnings of sections. As expertise increases, each section can be read into a little more fully.

Two non-standard (ZILOG) mnemonics have been introduced by Research Machines Ltd. effectively increasing the instruction range of the Z8O. This capability has come about by virtue of pseudo-instructions provided by the Cassette Operating System monitor of the 38OZ. One of these, the Call-Relative (CALR) instruction, will be dealt with in the section on 'Calls and Returns'. The second is the 'trap' instruction (EMT) and details of this can be found in the COS Reference Manual.

At present this section has been included mainly for 'completeness' of the text as a whole. It is not intended to be a teaching text on machine level programming, the bibliography will refer to many good books on this.

### 2.1 8-BIT LOADS

In all but two of these instructions, both of which are rarely used, the flag register remains unaffected by the operation. In all cases the source content remains unchanged after the transfer. Both these points are important as it is extremely useful to carry out a number of load instructions and not have to be concerned about the flags, and to make a data transfer without corrupting the source.

# 2.1.1 'REGISTER-REGISTER' AND 'IMMEDIATE VALUE - REGISTER' LOADS

### REPERTOIRE:

		Source								
	A	В	С	D	E	Н	L	n		
Destination	<u>1</u>				4	*				
A	7F	78	79	7 <b>A</b>	7 <b>B</b> ∕ ″	7C	7D	3 <b>E</b>		
В	47	4ø	41	42	43	44	45	ø6		
C	4F	48	49	4A	4B	4C	4D	ØE		
D	57	5ø	51	52	53	54	55	16		
E	5F	58	59	5 <b>A</b>	5 <b>B</b>	5C	5D	lE		
H	67	6 <b>ø</b>	61	62	63	64	65	26		
L	6F	68	69	6A	6B	6C	6D	2E		

 ${\rm \overline{NB}}$  The above table ignores the four more rarely used instructions two of which do affect the flag register.

e.g	•	MNEMONIC	HEX CODE	ACTION
	a)	LD C,A	4F	Load contents of A register into the C register.
	b)	LD D,32H	16 32	Load 32 hex into the D register.

All 'register-register' loads for this group are single byte instructions and the contents of any register can be copied into any other register, with the exception of the flag register. All 'immediate value-register' loads are two-byte instructions. The first byte defines the destination register and the second byte is the hex value for the load.

### OPERATION:

e.g. LD B,E

Contents; Before: 42
 After: 42

B
REGISTER

8 Bits

CPU
B
REGISTER
After: 42

Flags affected: none


### 2.1.2 'MEMORY-REGISTER' LOADS

### REPERTOIRE:

		Source									
	(HL)	(BC)	(DE)	(IX+d)	(Iy+d)	(nn)					
Destinat	tion										
A	7E	ØA	lA	DD7E	FD7E	3 <b>A</b>					
В	46			DD46	FD46						
С	4E			DD4E	FD4E						
D	56			DD56	FD56						
E	5 <b>E</b>			DD5E	FD5E						
H	66			DD66	FD66						
L	6E			DD6E	FD6E						
e.g.	MNEMONIC	HEX		ACTION							
a)	LD B, (HL)	4	6	Load into the B register the contents of the memory location pointed to by the HL register pair.							
b)	LD D,(IX+2BH)	DD 5	6 2B	conter pointe	nts of the ed to by th	register the memory location e index register fset of 2B hex.					
c)	LD A, (34B2H)	3A B	2 34		nts of memo	cumulator the ry location					

These are either single-byte or three-byte instructions. Note that when using the contents of BC or DE, or using an absolute address 'nn' as the source, the A register is the only possible destination.

### OPERATION:



Note that exactly the same effect would have been achieved if the instruction; LD C, (IY+ $\emptyset$ 4H) where (IY)=32A $\emptyset$ H, was executed.

Flags affected: none.


2.1.3 'REGISTER-MEMORY' AND 'IMMEDIATE VALUE-MEMORY' LOADS

### REPERTOIRE:

Source									
		A	В	С	D	E	Н	L	n
Destin	ation	,							
(HL) (BC)		77 Ø2	70	71	72	73	74	75	36
(DE)		12							
+XI) +YI)		DD77 FD77	DD7Ø FD7Ø	DD71 FD71	DD72 FD72	DD73 FD73	DD74 FD74	DD75 FD75	DD36 FD36
(nn)	α,	32	r D / W	FD/I	FD/2	ED/3	FD/4	ב/עז	FD36
e.g.	MNEM	ONIC		HEX CO	DDE	e	ACTION		
a)	LD (H	L) <b>,</b> C		71			given by	y the HL	emory location register pair the C register.
b)	LD(HL),4AH		36 4	lA		Load into the memory locati given by the HL register pa the hex value of 4A.			
c)	) LD(IY+Ø4H),E		FD 73 Ø4			Load into the memory location given by the IY index regist plus the offset of Ø4H, the contents of the E register.			
d)	LD( 21	A47H),A		32 47	2A			the cont	emory location ents of the
e)	LD(I)	K+2CH),	6FH	DD 36 2	C 6F		given by IX index	the co	emory location ntents of the er plus the offset hex value of 6F.

This range of 8-bit loads can be one-byte to four-bytes long for the instruction. Note especially that the only register which can be used to enter a value directly to a named location, is the A register; and that if a given hex value is to be loaded into a location, the location must be specified in either the HL register pair or one of the index registers.

### OPERATION:



Note that exactly the same effect would have been acheived if the instruction;  $LD(IX+\emptyset 4H)$ ,C where  $(IX)=32A\emptyset H$ , was executed.

Flags affected: none.

# 2.1.4 'ACCUMULATOR → MEMORY REFRESH/INTERRUPT VECTOR REGISTERS' LOADS

#### REPERTOIRE:

LD A,I ) affect the flag register.

I=Interrupt Vector Register R=Memory Refresh Register

LD I,A LD R,A


#### Refresh Register

The 'R' register is used by the CPU to enable automatic refreshing of external 'dynamic' RAM (Random Access Memory). Most systems will have dynamic RAM in them and for this reason it is not advisable to tamper with the 'R' register. Certainly it is not normally used by the programmer.

#### Interrupt Vector Register

The 'I' register is, as the name suggests, used to set up an interrupt vector table which will allow up to 128 (decimal) interrupt routines to be accessed, using a particular 'mode' of interrupt handling.

Register 'I' is loaded with the most significant eight bits of the address specifying the position of the interrupt vector table. When an interrupt occurs the interrupting device is signalled to hand over the least significant eight bits of the address, and these are combined with the contents of the 'I' register. The address now obtained in turn contains the address of the interrupt routine.



The 'I' register is in fact used in one of three possible interrupt modes which can be called upon under program control.

Flags affected: Under LD A,I and LD A,R operations,

С	Z	P/V	S	N	Н
•	\$	IFF	\$	0	0

### 2.2 16-BIT LOADS

In all cases of the 16-bit load the flag register remains unaffected by the operation. As with the 8-bit loads the contents of the source in all transfers remains unaffected.

The stack operations (i.e. POP, PUSH) are also 16-bit loads but these are covered separately, purely because the mnemonics allow for a convenient group. Most texts on the subject will include all the 16-bit transfers in one section.


### 2.2.1 'REGISTER-MEMORY' AND 'REGISTER-REGISTER' LOADS

### REPERTOIRE:

			Sour	се			
	ВС	DE	HL	IX	IY	SP	
Destina	tion						
(nn) SP	ED43	ED53	22 F9	DD22 DDF9	FD22 FDF9	ED73	
e.g.	MNEMONIC	<u>HEX</u>	CODE		ACTION		
a)	LD SP,IX	DD	F9		index :	register	nts of the IX into the SP register.
b)	LD(3A42H),DE	ED 53	42 3A		into m		E) of DE cation 3A42 hex, into 3A4B hex.

Register to memory transfers are either three-byte or four-byte instructions; register to register transfers being either one-byte or two-byte instructions. Note that in register-register transfers the only possible destination is the Stack Pointer.


# OPERATION (REGISTER-REGISTER):



Flags affected: none.

### OPERATION (REGISTER-MEMORY)

e.g. LD (27A4H),DE



Note that the register-memory transfer places the LSB chronologically before the MSB within the memory. This is standard practice for all 16-bit storage in memory.

Flags affected: none.

# 2.2.2 'MEMORY-REGISTER' AND 'IMMEDIATE VALUE-REGISTER'


### REPERTOIRE:

		Source	
		(nn)	nn
Destina	tion		•
BC	ugleunger-indennennen Total	ED4B	Øl
DE		ED5B	11
$^{ m HL}$		2A	21
IX		DD2A	DD21
IY		FD2A	FD21
SP		ED7B	31
e.g.	MNEMONIC	HEX CODE	ACTION
a)	LD DE,47A9H	11 A9 47	Load the next value 47A9H into the DE register pair.
b)	LD BC, (3C42H)	ED 4B 42 3C	Load the contents of memory location 3C42 hex into the low order byte (C) of the BC register pair, and the contents of memory location 3C43 hex into the high order byte (B).

These instructions are either three or four bytes long. The instructions concerning the Stack Pointer register provide an easy mechanism for the setting up of local 'stack areas'

### OPERATION:





Flags affected: none.

### 2.3 PUSHES AND POPS

The PUSH and POP instructions are really 16-bit load instructions of the form LD(SP), R and LDR, (SP) respectively, where R is a register pair. From this it is seen that the PUSH and POP instructions enable input and output from the stack area.

#### REPERTOIRE:

	PUSH	)	F5	C5	Ď5	E5	DDE5	FDE5	
		)	AF	BC	DE	HL	IX	IY	
	POP	)	Fl	Cl	Dl	E1	DDE1	FDE1	
e.g.	MNE	MON	IC		HEX C	ODE		ACTION	
a)	a) PUSH BC				C5			Store the contents of the register pair into the to the stack region.	
b)	POF	, IA			FD E	1		Transfer the top two byte the stack region into the register pair.	


#### OPERATION:

The stack, which is just a dedicated patch for storing data in a controlled manner, works on a Last-in-First-out (LIFO) principle. This means that the last bit of data stored away will be the first to be retrieved.

On a PUSH the stack pointer is decremented and the MSB of the register stored; the stack pointer is again decremented and the LSB of the register stored.

On a POP the contents of the memory location, pointed to by the stack pointer, is transferred into the LSB of the destination register. The stack pointer is incremented and the new memory content transferred to the MSB of the destination register. Finally the stack pointer is again incremented.

Consider:



STACK OPERATION The two operations above combine to form the pseudo-instruction: LD BC,AF

Flags affected: none.

### 2.4 8-BIT ARITHMETIC

There are six basic 8-bit arithmetic operations available; ADD (Add), ADC (Add with Carry), SUB (Subtract), SBC (Subtract with Carry), INC (Increment) and DEC (Decrement). No instructions exist for any kind of multiply or divide and hence these can only be implemented by software routines or dedicated hardware. All 8-bit arithmetic operations use the accumulator (A) for one of the operands and the result, the other operand being the contents of an 8-bit register, the contents of a memory location, or an absolute 8-bit value.

### 2.4.1 'ACCUMULATOR AND REGISTER' ARITHMETIC

#### REPERTOIRE:

	Second Operand								
(MNEMONIC)	A	В	С	D	E	Н	L		
Instruction									
ADD	87	8ø	81	82	83	84	85		
ADC	8 <b>F</b>	88	89	8 <b>A</b>	8B	8C	8D		
SUB	97	9 <b>ø</b>	91	92	93	94	95		
SBC	9 <b>F</b>	98	99	9 <b>A</b>	9 <b>B</b>	9C	9D		
INC	3C	Ø4	ØС	14	1C	24	2C		
DEC	3D **	ø5	ØD	15	1D	25	2D		


The first operand is always the accumulator and the result is always in the accumulator. Naturally this does not apply to 'INC' and 'DEC'.

e.g.	MNEMONIC	HEX CODE	ACTION
a)	ADD A,A	87	Double the value in the accumulator.
b)	INC L	2C	Add one to the value in the L register.

These are all single-byte instructions and have varying effects on the flag register. Notice that it is illegal to use the flag register as one of the operands.

### OPERATION:


### a) Without carry:




e.g. ADD A,D

Note that contents of carry flag are ignored on input to the arithmetic/logic unit.

#### b) With carry:



# c) Increment/decrement:



#### Flags affected:

ADD; ADC	С	Z	P/V	S	N	Н
	\$	\$	V	\$	Ø	\$
				-		

SUB; SBC	C	Z	P/V	S	N	Н
	\$	\$	V	\$	1	\$

INC	С	Z	P/V	S	N	Н
gjihan	•	\$	Δ	\$	Ø	\$

DEC	С	Z	P/V	S	N	Н
	•	\$	V	\$	1	\$

# 2.4.2 'ACCUMULATOR AND MEMORY CONTENTS' ARITHMETIC

### REPERTOIRE:

Second Operand (Memory)			
	C		/11ama====\
	Second	unerand	UM⊕mor∨)

(MNEMONIC)	(HL)	(IX+d)	(IY+d)
Instruction			
ADD	86	DD86	FD86
ADC	8E	DD8E 🥖	FD8E
SUB	96	DD96	FD96
SBC	9E	DD9E	FD9E
INC	34	DD34	FD34
DEC	35	DD35	FD35

NB These are either single or triple byte instructions. Apart from the INC and DEC instructions the accumulator is always the first operand and the destination for the result. Note therefore that with the Z8O it is not, possible to directly increment (e.g.) the contents of a location, this must be performed through a register.

e.g.	MNEMONIC	HEX CODE	ACTION
a)	SUB A,(HL)	96	Subtract from the accumulator the value given by the contents of the location in HL.
b)	DEC(IY+Ø3)	FD35 Ø3	If e.g. IY=3624H then decrement the contents of location '3627H'.

### OPERATION

The operation of these instructions and the flags affected by them are similar to those shown in 2.4.1. The only difference being that contents of memory locations are used in the operations instead of 8-bit general purpose registers.

### 2.4.3 'ACCUMULATOR AND ABSOLUTE VALUE' ARITHMETIC

#### REPERTOIRE:

Four instructions exist in this category:

i)	ADD A, n	C6	n = any 8-bit value.
ii)	ADC A, n	CE	
iii)	SUB A,n	D6	
iv)	SBC A,n	DE	

e.g.	MENMONIC	HEX CODE	ACTION
	ADD A,+3	C6 Ø3	Take the value in the accumulator, add +3 to it and put the result in the accumulator.

Note that all these instructions are two-byte instructions and that INC and DEC do not exist as they are superfluous.

### OPERATION

Again the operation and effects on flags are as given in 2.4.1 the only difference being that absolute values are used instead of 8-bit general purpose registers.

### 2.4.4 GENERAL PURPOSE ARITHMETIC

In addition to the above 8-bit arithmetic instructions there are three other instructions vital to number crunching. These are:

- i) CPL 'Complement' the accumulator
- ii) NEG 'Negate' the accumulator
- iii) DAA 'Denary' adjust the accumulator

The first two are the instructions for obtaining 'l's-complement' and '2's-complement' respectively of the contents of the accumulator. A number of the books given in the bibliography describe the use of the 'complement' representation of numbers very well.

In addition to these two there is the 'DAA' instruction and this is used to obtain a denary number in the accumulator equivalent to the hexadecimal number originally in it. Hence the instruction is used when programming with binary-coded-decimal (BCD) numbers. As an example of its use consider the following:

e.g. Suppose the two BCD numbers 16 and 48 were in the accumulator and 'C' register respectively. In BCD what would be required is:

However the instruction 'ADD A,C' would obviously work in hex, and therefore the following results:

The 'DAA' instruction would therefore be used to turn the contents of the accumulator from (SE) to (64) and hence obtain the correct BCD representation.

MNEMONIC	HEX CODE		
CPL	2 <b>F</b>		
NEG	ED44		
DAA	27		

Flags affected:

CPL

С	Z	P/V	S	N	Н
	•	•	•	1	1

NEG

С	Z	P/V	s	N	Н
\$	\$	V	\$	1	\$

DAA

С	Z	P/V	s	N	Н
\$	\$	P	\$	•	\$

### 2.5 16-BIT ARITHMETIC

Unlike the eight bit arithmetic set the sixteen bit category is quite limited. Only five operations exist because there is no 'SUB' instruction and all operations take place between CPU registers.

### REPERTOIRE:

	Second Operand						
a)	(MNEMONIC) Instruction	ВС	DE	HL	SP	IX	IY
	ADD	<b>ø</b> 9	19	29	39		
	ADC	ED4A	ED5A	ED6A	ED7A		
	SBC	ED42	ED52	ED62	ED72		
	INC	ø3	13	23	33	DD23	FD23
	DEC	ØВ	1B	2B	3B	DD2B	FD2B

NB All of this group have 'HL' as the first operand and the destination for the result, except for INC, DEC.

b) Second Operand

(MNEMONIC)
Instruction
ADD DDØ9 DD19 DD29 DD39

 $\frac{NB}{}$  All of this group have 'IX' as the first operand and the destination for the result.

(MNEMONIC)
Instruction
ADD FDØ9 FD19 FD29 FD39

NB All of this group have 'IY' as the first operand and the destination for the result.

# OPERATION

A pictorial representation of the operation of these instructions can be obtained from 2.4.1, remembering that 16-bit values are being used and that the operands are limited to 16-bit CPU registers.

#### Examples:

#### a) Without carry:

Befo	ore 'ADD HL,DE'	<u>After</u>				
HL	6768	HL 676C				
DE	ØØØ4	DE ØØØ4	7			

#### b) With carry:

Befo	ore 'SBC HL,BC'	After	<u>c</u>
HL	5454	HL	4332
вс	1121	вС	1121
CY	1	CY	Ø

#### c) Increment/Decrement:

Befo	re 'INC	IX'	After	<u>c</u>
IX	F4BC		IX	F4BD

#### Flags affected:

ADD	, C	Z	P/V	S	N	н
	\$	•	•	•	Ø	х
				•		
ADC	С	Z	P/V	S	N	Н
	\$	\$	Δ	\$	Ø	х
SBC	С	Z	P/V	S	N	Н
	\$	\$	V	\$	1	х

Note that 16-bit INC, DEC do not affect the flags in any way.

### 2.6 JUMPS

At strategic points within a machine level program it is necessary to jump unconditionally or conditionally, to another part of the program. For instance it may be necessary to by-pass a small local store of data, or branch off to a choice of program segments depending upon given conditions.

All the jump commands in the Z8O instruction set require an absolute address to branch to, and certain registers may be used to supply this address. Note that this applies only to the JUMP instructions, there are further instructions (called JUMP-RELATIVE instructions) which operate in a different way. The flags are used but not altered by JUMP instructions.

### REPERTOIRE:


	Condition								
(MNEMONIC)	none	С	NC	Z	NZ	PE	PO	М	P
Instruction  JP nn  JP (HL)  JP (IX)  JP (IY)	C3 E9 DDE9 FDE9	DA	D2	CA	C2	EA	E2	FA	F2

Note that the address to jump to cannot be obtained from the registers if a condition accompanies the instruction.


	CODE C NC Z NZ PE PO M P	CONDITION carry noncarry zero nonzero parity even parity odd sign negative sign positive	FLAG STATE  C=1 )  C=Ø )  Z=1 )  Z=Ø ) As on 380Z  V=1 ) front panel.  V=Ø )  S=1 )  S=Ø )
e.g.	MNEMONIC	HEX CODE	ACTION
a)	JP 43A2H	C3 A2°4.3	Jump unconditionally to memory location 43A2 hex-
b)	JP NZ, LAC3 H	C2 C3 1A	Jump to memory location 1AC3 hex on condition that the zero flag is not set.

### OPERATION:

A very simple schematic of the fetch-execute cycle for instructions in a program might be as follows:



If the instruction executed is a JUMP then, provided any conditions are met, the Program Counter (PC) will be loaded with the address given by the jump instruction. In this way, execution of the program instructions has been transferred to a given point in the program.



In the above figure the Program Counter would be pointing to the (LD B,A) instruction as the previous JUMP instruction was being executed. The successful JUMP instruction would alter the contents of the program counter to point to the instruction at location 'OTHER'. Program execution then continues from this point.

Flags affected: none.

#### 2.7 RELATIVE JUMPS

These instructions perform exactly the same function as the absolute jump instructions in that they transfer control from one part of a program to another. The difference exists in the way in which the destination to jump to is calculated. In the absolute jump instructions it is a simple use of collecting the two-byte address given or the register containing the address, and loading the address into the Program Counter, hence transferring control. With relative jumps an 'offset' is specified which basically says go forward so many places or back so many places. This kind of instruction for transferring control is necessary for Position Independent Code (PIC). PIC is code which can be loaded anywhere in the memory of the microcomputer and still run. Obviously if absolute addresses were specified then this would not be possible as control would be passed to the wrong location.


The repertoire for relative jumps is not so grand in the Z8O as the absolute codes. An unconditional relative jump is permitted together with conditional relative jumps using the carry flag and the zero flag only. There is also a special relative jump instruction which uses the zero flag and the 'B' register for setting up control loops.

#### REPERTOIRE:

	-	(	Condition	1	
(MNEMONIC) Instruction	none	С	NC	Z	NZ
JR dis	18	38	3ø	28	2Ø
Special DJNZ dis					1Ø

In no circumstances can a register be used to specify the relative position to jump to. The distance (dis) to move forward or backwards is specified by one and only one byte after the instruction code, in a notation known as "Two's Complement". In the context of the relative jump this means that if the most significant bit of the offset byte is a zero (codes  $\emptyset \emptyset - 7F_{16}$ ), then the jump is positive i.e. forwards. If the most significant list is a 'one' (codes  $8\emptyset - FF_{16}$ ) then the jump is negative i.e. backwards. This means that it is possible to jump forward up to  $127_{10}$  places and backward up to  $128_{10}$  places.


#### RELATIVE JUMP VALUES



e.g.	MNEMONIC	HEX CODE	ACTION
a)	JR 2AH	18 2A	Jump relative uncondition- ally forward forty two locations.
b)	JR ØFCH	18 FC	Jump relative uncondition- ally backward four locations.
(special)			
c)	DJNZ ØFCH	1Ø FC	Decrement the value of the
	1		'B' register and jump
	1		backward four locations
(Deci	ement and Jump if		if the new value of 'B'
Not	Zero)		is not zero.


#### BE CAREFUL!

When using these instructions it is vitally important to remember that once an instruction has been fetched from memory the Program Counter is automatically incremented to the start of the next instruction.



In the above example program execution would normally have continued at location ' $\emptyset$ A $\emptyset$ 2'. On execution of the jump relative instruction however the program counter has two added to it, hence program execution is transferred to location ' $\emptyset$ A $\emptyset$ 4'.

# b) GOING BACKWARD:




In this case program execution would normally have continued at location ' $\emptyset$ B28'. On executing the jump-relative instruction the (PC) is to have six deducted from it (i.e. FA<sub>16</sub>=-6). Program execution is therefore transferred to location ' $\emptyset$ B22'.

Flags affected: none.

#### 2.8 SUBROUTINE INSTRUCTIONS

From the previous two sections it is seen that a 'JUMP' can alter the sequence in which the instructions are executed. They are therefore a form of 'Control' instruction. Another control mechanism which is required is one to provide access to and returns from a 'subroutine'. One use of a subroutine is to minimise code, e.g. if an output routine is used often it is wasteful to have to code it every time it is needed. It is obviously better to 'CALL' the routine and then 'RETURN' from it on each occasion. The overall principles at machine level are no different from say subroutines in BASIC or procedures in PASCAL although the intricacies are different.

The Z8O uses the 'CALL' instruction to access a subroutine and a "RET' instruction to return execution to the calling program.



OPERATION OF CALL/RET

Remember that the Z8O is a 'stack' orientated device and subroutine access is achieved using the stack. When a 'CALL' is executed the contents of the program counter are stored on the stack (this being the address of the next instruction) and execution is transferred to the address given by the 'CALL'. At the end of the subroutine a 'RET' instruction places the contents of the stack into the program counter and therefore execution will continue back at the main program. Note very carefully that this means there must not be an uneven number of 'PUSHES' and 'POPS' in the subroutine, or anything could happen!

Apart from the straight 'CALL' and 'RET' it is possible to call and return on the condition of some flag, as given below.

### REPERTOIRE:

#### Flag Condition

(MNEMONIC)	_	С	M	NC	NZ	P	PE	РО	Z
Instruction CALL	CD	DC	FC	D4	C4	F4	EC	E4	CC
RET	<b>C</b> 9	D8	F8	DØ	СØ	ГØ	E8	ЕØ	C8

 ${
m NB} \over {
m are}$  All the 'CALL's are three-byte instructions and all the 'RET's are single byte instructions.

#### Flag Mnemonics

	(unconditional)
-	•
С	if carry flag set
M	if sign negative
NC	if carry flag unset
NZ	if non-zero
P	if sign positive
PE	if parity even
PO	if parity odd
Z	if zero

e.g.	MNEMONIC	HEX CODE	ACTION
a)	CALL Z,42A3H	CC A3 42	If zero flag is set then call the subroutine at 42A3H
b)	RET PE	E8	Return to calling program if parity flag shows 'even'.

Flags affected: none.

#### 2.9 RELATIVE CALLS

When writing position-independent code (PIC) it was shown in the section on 'jumps that a 'jump-relative' would be used. Similarly for subroutines a 'call-relative' is needed. Despite the enormous instruction set of the Z8O such an instruction does not exist. Research Machines, in their wisdom, have however implemented such an instruction using one of the 'page-zero' restart calls, (cf. section 2.10). For the Assembler a new mnemonic has been devised to cater for the new instruction. Only the one instruction exists and this is for an unconditional call-relative, i.e. no conditional call-relatives are implemented.

MNEMONIC	HEX CODE	ACTION
CALR 23H	EF 23	(Operation is similar to 'jump-
		relative' except that the return
		address is placed on the stack).

#### 2.10 RESTART CALLS

Within the Z8O there are eight instructions which operate like a 'CALL' but the addresses are implied, i.e. they are predefined. Often this is referred to as page-zero' addressing because the most significant byte of the implied addresses is zero. In the Z8O they are known as 'restart' instructions.

#### REPERTIORE:

(MNEMONIC)		
Instruction	HEX CODE	ADDRESS (CALLED)
RST Ø	C7	Ø
RST 8	CF	8
RST lØH	D7	løн
RST 18H	DF	18H
RST 2ØH	E7	2 <b>Ø</b> Н
RST 28H	EF	28H
RST 3ØH	F7	3 <b>ø</b> H
RST 38H	FF	38 <b>H</b>

NB Naturally these can be used by the programmer but care should be exercised over their use. A number of them are used by RML to implement certain functions (e.g. EMT,CALR) and it would be disastrous to corrupt the operation of these.

#### 2.11 LOGICAL OPERATIONS

The formal subject of Boolean Algebra has a number of applications and certainly it would be very odd to think of a computer processor without some form(s) of logical instructions. Three major operators are available, 'AND, OR, XOR'. (Note that a 'NOT' operator is given by the arithmetic 'CPL' instruction). Only 8-bit logical operations are permitted and the result and one of the operands is always the accumulator.

# REPERTOIRE:

			Secoi	ia O	pera	na						
(MNEMONIC)	(HL)	(IX+d)	(IY+d)	A	В	С	D	E	H	L	n	_
Instruction	الله ميمونو <sub>س</sub>											
AND	<b>A6</b>	DDA6	FDA6	Α7	ΑØ	Al	A2	A3	A4	<b>A</b> 5	E6	
OR	в6	DDB6	FDB6	в7	вø	В1	в2	в3	В4	в5	F6	
XOR	ΑE	DDAE	FDAE	AF	<b>A8</b>	<b>A</b> 9	AA	AB	AC	AD	EE	

	MNEMONIC	HEX CODE	ACTION
à)	AND A,B	AØ	Logically AND the accumulator and the 'B' register.
b)	OR A,7FH	F6 7F	Logically OR the accumulator with the value '7FH'.
c)	AND A,(IX+5)	DD A6 Ø5	Logically AND the accumulator with the value given in location (IX)+5.

### OPERATION:

The effects correspond to normal Boolean rules:

AND	A	В	s	OR	A	В	s	XOR	<u>A</u>	В	S
	0	0	0		0	0	0		0	0	
			0		0	0	_		0	0	
	0	1	0		0	1	1		0	1	1
	1	0	0		1	0	1		1	0	1
	1	1	1		1	°ı	1		1	1	0

where S = result and A,B = operands.

#### Flags affected:

AND	С	z	P/ <sub>V</sub>	S	N	Н
	ø	\$	P	\$	ø	1
•						

OR, XOR	С	Z	P/V	S	N	Н
	Ø	\$	P	\$	Ø	Ø

#### 2.12 BIT OPERATIONS

These instructions are confined to operating on bits inside eight-bit values, and enable particular specified bits to be SET, RESET (logical  $\emptyset$ ), or TESTED. There are a lot of instructions catering for this and therefore their mnemonics etc. are not shown here. The appendices can be referred to in order to find the codes.

Basically the range is split up into two categories, one very large and one very small. The small group consists of just two instructions which enable the 'carry' flag to be complemented (CCF) or set (SCF). The large group enables any bit (no.  $\emptyset$ -7) in the operands:

(HL), (IX+d), (IY+d), A, B, C, D, E, H, L to be:

- i) SET e.g. SET 5,(HL)
- ii) RESET e.g. RES 3,E
- iii) TESTED e.g. BIT  $\emptyset$ , (IX+3)

When the 'BIT' instructions are used the zero flag will contain the complement of the 'bit' specified, i.e. if the bit is a 'l' then the zero flag will be unset; if the bit is a 'Ø' then the zero flag will be set.

Flags affected:

SET, RES

BIT

С	z	P/ <sub>V</sub>	S	N	Н
	\$	х	х	ø	1

### 2.13 COMPARISONS

It is often necessary to compare bytes of information and then to act on the comparison accordingly. On some computers this comparison process destroys the value being checked and therefore it is often necessary to store the value away and regain it every time. The Z8O allows the byte in the accumulator to be compared with a byte from somewhere else (e.g. in a lookup table) with neither operand being destroyed. The flag register is affected so that a decision can be made on what to do following the comparison.

# REPERTOIRE:

(Mnemonic)	(HL)	(IX+d)	(IY+d)	Α	В	С	D	E	H	L	n
Instruction											
CP	BE	DDBE	FDBE	BF	в8	в9	BA	BB	BC	BD	FE

N.B. The result and the first operand are always in the accumulator. The operation is such that the flag register is altered according to the operation:

A - (value)

So the comparison is performed internally as a subtraction although the accumulator is not affected.

Flags affected:

	С	Z	P/v	S	N	Н
-	\$	\$	V	° \$	1	\$

### 2.14 ROTATES AND SHIFTS


A number of instructions exist to enable an 8-bit byte to have its contents shifted or rotated a 'bit' at a time. Such operations are useful e.g. in arithmetic routines or parallel serial transformation routines etc. The actual codes for the instructions and their mnemonics can be obtained from the appendices. At this point the main concern is to what form these operations take.

Four main 'ROTATE' sets exist and three 'SHIFT' sets of instructions. In each of the seven cases the eight-bit value can come from:


(HL), (IX+d), (IY+d), A, B, C, D, E, H, L.

#### ROTATES


i) RL (rotate left)



ii) RLC (rotate left and carry)



iii) RR (rotate right)



. iv) RRC (rotate right and carry)




#### SHIFTS


i) SLA (shift left arithmetic)



ii) SRA (shift right arithmetic)



#### iii) SRL (shift right logical)




When the accumulator is being used as the source for the 8-bits in a 'rotate' instruction then another set of instructions exist which perform exactly the same operations as above but are twice as fast, and only take up one byte instead of two for the instruction. The main reason for having them is to maintain compatability with the 8080 device.


i)	RLA	(17)	equivalent to	RL A	(CB 17)
ii)	RLCA	(Ø7)	•	RLC A	(CB Ø7)
iii)	RRA	(1F)	"	RR A	(CH 1F)
iv)	RRCA	(ØF)	11	RRC A	(CB ØF)

In addition to the above, two nibble-orientated 'rotates' are also available, and these work between the accumulator and (HL):

#### i) RLD (Rotate digits left)




#### ii) RRD (Rotate digits right)



Owing to the fact that they are 'nibble-orientated' these instructions prove useful in BCD operations, BCD ASCII conversion, etc.

#### Flags affected:



# 2.15 GENERAL INSTRUCTIONS

A small number of general instructions exist which can be split into three sections, two of which only contain one instruction!

# a) No-operation instruction:

MNEMONIC	HEX CODE	ACTION
NOP	ØØ	Do nothing

This instruction has a number of uses which will become apparent as programming expertise increases. For example it is useful for providing 'expansion' areas in small blocks of code. As NOPs the Z80 will just plough through them - doing nothing. Flags are unaffected.

# b) Halt instruction:

MNEMONIC	HEX CODE	ACTION
HALT	76	Halt the processor

As far as the 380Z is concerned it is never an advantage to literally 'HALT' the processor chip. In any event the only method of recovering from a 'HALT' is to provide an 'interrupt' signal or (on the 380Z) press the reset button. In general - don't use it!

#### c) Exchange instructions:

There are six instructions within this category, four of which deal with the normal CPU and two others which are concerned with the alternate register set.

#### i) CPU exchanges

MNEMONIC	HEX CODE	ACTION
EX(SP),HL EX(SP),IX	E3 DDE3	Exchange contents of SP with HL Exchange contents of SP with IX
EX(SP),IY	FDE3	Exchange contents of SP with IY
EX DE,HL	EB	Exchange DE with HL.

#### Operation

The operation of all exchanges is similar throughout the set. As an example suppose DE = 24A3 and HL=65A5, on execution of 'EX DE, HL' the register pair DE=65A5 and HL=24A3.

#### ii) Alternate register set

MNEMONIC	HEX CODE	ACTION
EX AF, AF'	Ø8	Exchange AF register pair with the
		alternate pair.
EXX	D9	Exchange register pairs BC,DE,HL
		with their alternate pairs.

 $\overline{\text{NB}}$ : These are the only instructions relating to the alternate set of registers and therefore the alternate set can only be used as a form of temporary storage area.

Flags affected: none.

### 2.16 INPUT/OUTPUT

Before much is said about the input and output instructions for the Z8O it is worth saying the following. As far as the 'User' is concerned these instructions are rarely used, except perhaps in control applications or communications software. These instructions are not used by the 'user' for (e.g. input from the keyboard or output to the screen. The method of achieving such transfers is through the RML 'EMT' pseudo-instructions (see the Firmware Reference Manual).

#### Z80 INPUT/OUTPUT

The Z8O has, owing to its 16-bit address bus, the capability of addressing up to 64K of memory. In addition to this and quite independent from it, the Z8O can address 256 peripheral (input/output) addresses, in the range  $\emptyset$ -FF (hex). Various bits of hardware can be attached to the Z8O CPU by the data paths of the system and be addressed quite independently from memory contents. For example, to obtain the contents of memory at location 23 (hex) the instruction:

LD A, (23H)

could be used. If a peripheral device was addressable as an input device at the same address then:

IN A, (23H)

would obtain the value from the peripheral.

#### i) INPUT

It is possible to input from a peripheral device to any of the CPU 8-bit general purpose registers (except the flag register) when the address of the device is held in the 'C' register. Alternatively the device address can be an absolute value whereupon the destination must be the accumulator.

i.e.	MNEMONIC	HEX CODE
	IN A, (n)	BD n
	IN A, (C)	ED 78
	IN B, (C)	ED 4Ø
	IN C, (C)	ED 48
	IN D,(C)	ED 5Ø
	$IN E_{\bullet}(C)$	ED 58
	IN H, (C)	ED 6Ø
	IN L, (C)	ED 68

# ii) OUTPUT

Output to peripheral devices is limited to the same constraints as those for input:

i.e.	MNEMONIC	HEX CODE
	OUT(n),A	D3 n
	OUT (c),A	ED 79
	OUT(C),B	ED 41
	OUT(C),C	ED 49
	OUT(C),D	ED 51
	OUT(C),E	ED 59
	OUT(C),H	ED 61
	OUT(C).L	ED 69

#### Flags affected:

In all but one case the flags are unaffected. The one which affects the flags is 'IN A, (C)' and it does so as shown below:

С	Z	P/V	S	N	Н
•	\$	P	\$	ø	\$

# 2.17 'BLOCK' INSTRUCTIONS

Four of the categories described in this chapter, (8-BIT LOADS, COMPARES, INPUTS and OUTPUTs), have a set of related instructions which are designed for use in managing blocks of data. There are four block instructions for each of the four categories and provide similar facilities. The mnemonics and codes are as shown below, the operation being described later:

LOAD		COMPARE		INPUT		OUTP	UT
MNEMONIC	CODE	MNEMONIC	CODE	MNEMONIC	CODE	MNEMONIC	CODE
LDI LDIR LDD LDDR	EDAØ EDBØ EDA8 EDB8	CPI CPIR CPD CPDR	EDA1 EDB1 EDA9 EDB9	INI INIR IND INDR	EDA2 EDB2 EDAA EDBA	OUTI OTIR OUTD OTDR	EDA3 EDB3 EDAB EDBB

Mnemonic endings mean the following:

I - increment

IR - increment and repeat

D - decrement

DR - decrement and repeat

#### OPERATION

i) Loads: (e.g.) LDI : (DE)
$$\leftarrow$$
 (HL) DE  $\leftarrow$  DE+1 HL  $\leftarrow$  HL+1 BC  $\leftarrow$  BC-1

NB LDIR is the same as LDI except that the operation is repeated until BC = Ø. The two decrement instructions are as their 'increment' counterparts except that DE,HL are decremented instead of incremented. Note that these instructions are very useful e.g. in shifting blocks of data.

ii) Compares: (e.g.) CPI : Compare A : (HL) 
$$HL \leftarrow HL+1$$
  $BC \leftarrow BC-1$ 

NB CPIR is the same as CPI except that the operation is repeated until either A=(HL) or BC=Ø. The two decrement instructions are as their 'increment' counterparts except that DE,HL are decremented instead of incremented.

Note that these instructions are very useful e.g. in string processing applications.

- iii) Inputs: (e.g) INI : (HL)  $\leftarrow$  (C) Peripheral device address HL  $\leftarrow$  HL+1 B  $\leftarrow$  B+1
  - NB INIR is the same as INI except that the operation is repeated until B=Ø. The two decrement instructions are as their 'increment' counterparts except that HL is decremented instead of incremented. These instructions are useful e.g. in fast data-logging environments.
- iv) Outputs: (e.g) OUTI : (C) Peripheral device address  $\leftarrow$  (HL) HL $\leftarrow$  HL+1 B  $\leftarrow$ B-1
  - NB OTIR is the same as OUTI except that the operation is repeated until B=Ø. The two decrement instructions are as their 'increment' counterparts except that HL is decremented instead of incremented.

Flags affected: (Refer to Zilog manual or Appendix 1).

### 2.18 INTERRUPTS

Not a great deal is going to be said here about the various interrupt modes and operations available with the Z8O microprocessor. A number of the books in the bibliography deal generously with interrupt programming and it is therefore wasteful to merely reproduce that information here.

Seven instructions exist for interrupt programming on top of the LD I,A' instruction discussed in section 2.1.4. Two of these deal with enabling interrupts, two with returning from interrupt routines, and three with setting the 'mode' or type of maskable interrupt response.

#### i) Enabling interrupts

MNEMONIC	HEX CODE	ACTION
DI	F3	Disable interrupts. This stops the CPU from recognising any maskable interrupts.
EI	FB	Enable interrupts. Enables the CPU to recognise the occurrence of maskable interrupts.

#### ii) Returns

There are two kinds of interrupt, maskable and non-maskable, and Both of their service operations dictate that a different 'return from subroutine' be used instead of the normal 'RET' instruction.

MNEMONIC	HEX CODE	ACTION
RETI	ED4D	Return from a maskable interrupt service routine.
RETN	ED45	Return from a non-maskable interrupt service routine.

#### iii) <u>Interrupt modes</u>

MNEMONIC	HEX CODE	ACTION
IMO	ED46	Set interrupt mode $\emptyset$
IM1	ED56	Set interrupt mode 1
IM2	ED5E	Set interrupt mode 2.

#### 

THIS PAGE INTENTIONALLY LEFT BLANK.

APPENDIX 1

Z80 INSTRUCTION TABLES

# Z80 INSTRUCTION TABLES

The complete Z8O Microprocessor instruction set is given in the following pages. Three sets of tables are present and these consist

- a) Z80 instructions sorted by mnemonic,
- b) Z80 instructions sorted by op-code,
- c) details of operation, timing and effects on flags.

All these tables are reprinted from Zilog data sheets and books and due acknowledgement to Zilog UK is hereby made for this.

# A.1.1 Z80 INSTRUCTIONS SORTED BY MNEMONIC

CODE	SOURCE STATEMENT	CODE	SOURCE STATEMENT	CODE	SOURCE STATEMENT
8E	ADC A, (HL)	FD09	ADD IY, BC	CB4D	BIT 1, L
DD8E05	ADC A, (IX + d)	FD19	ADD IY, DE	C856	BIT 2, (HL)
F D8E 05	ADC A, (IY + d)	FD29	ADD IY, IY	DDC80556.	BIT 2, (IX + d)
8F	ADC A, A	F D 39	ADD IY, SP	FDC80556	81T 2, (IY + d)
88	ADC A, B	Ati	AND (HL)	CB57	BIT 2, A
89	ADC A, C	DDA605	AND (IX +d)	C850	BIT 2, B
8A	ADC A, D	FDA605	AND (IY + d)	CB51	BIT 2, C
88	ADC A, E	A7	AND A	CB52	81T 2, D
8C	ADC A, H	A0	AND B	C853	BIT 2, E
8D	ADC A, L	A1	AND C	CB54	BIT 2, H
CE 20	ADC A, N	A2	AND D	C855	BIT 2, L
ED4A	ADC HL BC	A3	AND E	CB5E	BIT 3, (HL)
ED5A	ADC HL DE	A4	AND H	DOC8055E	81T 3, (IX + d)
ED6A	ADC HL HL	A5	AND L	FDCB055E	81T 3 (IY +d)
E D / A	ADCHL SP	E620	AND N	C85F	BIT 3, A
86	ADD A, (HL)	CB46	BIT O. (HL)	C858	81T 3, B
DD8605	ADD A, (IX + d)	DDCB0546		C859	BIT 3, C
F D8605	ADD A, (IY + d)	FDC80546		CB5A	BIT 3, D
87	ADD A, A	CB47	81T O, A	C858	BIT 3, E
80	ADD A, B	C840	BIT 0, B	C85C	BIT 3, H
81	ADD A, C	CB41	BIT O, C	C85D	81T 3, L
82	ADD A, D	CB42	BIT O, D	C866	BIT 4, (HL)
83	ADD A, 5	CB43	BIT Q, E	DDCB0566	81T 4, (IX +d)
84	ADD A, H	CB44	BIT O, H	FDC80566	BIT 4, (IY + d)
85	ADD A, L	C845	BIT O, L	C867	BIT 4, A
C620	ADD A, N	CB4E	81T 1, (HL)	C860	BIT 4, B
09	ADD HL, BC	DDC8054E	8IT 1, (IX + d)	CB61	BIT 4, C
19	ADD HL, DE	FDC8054E	BIT 1, (IY + d)	CB62	BIT 4, D
29	ADD HL, HL	CB4F	BIT 1, A	CB63	BIT 4, E
39	ADD HL, SP	BC48	BIT 1, 8	CB64	BIT 4, H
DD09	ADD IX, BC	C849	BIT 1, C	C865	BIT 4, L
DD 19	ADD IX, DE	CB4A	BIT 1, D	CB6E	BIT 5, (HL)
DD29	ADD IX, IX	C848	BIT 1, E	DDC8056E	BIT 5, (IX +d)
DD39	ADD IX SP	CB4C	BIT 1 H	FDCB056E	BIT 5 (IY + d)

CODE	SOURCE STATEMENT	CODE	SOUHCE STATEMENT	CODE	SOURCE STATEMENT
CB6F	BIT 5, A	DD2B	DEC IX	71	LD (HL), C
CB68	BIT 5, B	FD2B	DEC IY	72	LD (HL), D
CB69	BIT 5, C	2D	DEC L	73	LD (HL), E
CB6A CB6B	BIT 5, D BIT 5, E	3B F3	DEC SP DI	75	LD (HL), H
CB6C	BIT 5, H	102E	DJNZ DIS	3620	LD (HL), L LD (HL), N
CB6D	BIT 5. L	FB	EI	007705	LD (IX + d), A
CB76	BIT 6, (HL)	E3	EX (SP) HL	DD7005	LD (IX +d), B
DDC80576		DDE3	EX (SP) IX	DD7105	LD (IX +d), C
FDCB0576	BIT 6, (IY + d)	FDE3	EX (SP), IY	DD7205	LD(IX+d), D
CB77	BIT 6. A	08	EX AF, AF	DD7305	LD (IX +d), E
CB70 CB71	BIT 6, B BIT 6, C	EB	EX DE, HL	DD7405	LD (IX +d), H
CB72	BIT 6 D	76	EXX HALT	DD7505	LD (IX + d), L
CB73	BIT 6 E	ED46	IM O	DD360520 FD7705	LD (IX +d), N LD (IY +d), A
CB74	BIT 6, H	ED56	IM 1	FD7005	LD (IY +d), B
C875	BIT 6, L	ED5E	IM 2	FD7105	LD (IY + d), C
CB7E	BIT 7, (HL)	ED78	IN A, (C)	FD7205	LD (IY + d), D
DDCB057E	BIT 7, (IX +d)	DB20	IN A, (N)	FD7305	LD (IY + d), E
FDCB057E	BIT 7, (IY + d)	ED40	IN B. (C)	FD7405	LD (IY + d), H
CB7F	BIT 7, A	ED48	IN C, (C)	FD7505	LD (IY + d), L
CB78 CB79	BIT 7, B BIT 7, C	ED50 ED58	IN D, (C)	FD360520	LD (IY +d), N
CB7A	BIT 7, D	ED58	IN E, (C) IN H, (C)	328405 ED438405	LD (NN), A LD (NN), BC
C878	BIT 7 E	ED68	IN L. (C)	ED538405	LD (NN) DE
CB7C	BIT 7 H	34	INC (HL)	228405	LD (NN), HL
CB7D	BIT 7, L	DD3405	INC (IX + d)	DD228405	LD (NN), IX
DC8405	CALL C. NN	FD3405	INC (IY +d)	FD228405	LD (NN), IY
FC8405	CALL M. NN	3C	INC A	ED738405	LD (NN), SP
D48405 CD8405	CALL NC, NN	04	INC B	0A	LD A, (BC)
C48405	CALL NN CALL NZ, NN	03 0C	INC BC	1A	LD A, (DE)
F48405	CALL P. NN	14	INC D	7E DD7E05	LD A, (HL) LD A, (IX +a)
EC8405	CALL PE NN	13	INC DE	FD7E05	LD A, (IY + d)
E48405	CALL PO, NN	1C	INC E	3A8405	LD A. (NN)
CC8405	CALL Z, NN	24	INC H	7F	LD A. A
3F	CCF	23	INC HL	78.	LD A, B
BE	CP (HL)	DD23	INC IX	79	LD A, C
DDBE05 FDBE05	CP (IX + d) CP (IY + d)	FD23 2C	INC IY	7A	LD A, D
BF	CP A	33	INC SP	7B	LD A, E
88	CP B	EDAA	IND	7C ED <b>5</b> 7	LD A H
89	CP C	EDBA	INDR	70	LDAL
BA	CP D	EDA2	INI	3E20	LD A, N
88	CP E	EDB2	INIR	46	LD B (HL)
BC BD	CP H	€9	JP (HL)	DD4605	LD B, (IX +d)
FE20	CP L CP N	0069	JP (IX)	FD4605	LD B, (IY + d)
EDA9	CPD	FDE9	JP (IY)	47	LD B, A
ED89	CPDR	DA8405 FA8405	JP C. NN JP M. NN	40	LD 8, 8 LD 8, C
EDAI	CPI	D28405	JP NC, NN	42	LD B, D
ED81	CPIR	C38405	JP NN	43	LD B, E
2F	CPL	C28405	JP NZ, NN	44	LD B, H, NN
27 35	DAA DEC (HL)	F28405	JP P. NN	45	LD B, L
DD3505	DEC (IX + d)	E A8405	JP PE NN	0620	LD B, N
F D 3505	DEC (Y + d)	E28405 CA8405	JP PO, NN JP Z, NN	ED488405	LD BC. (NN)
3D	DEC A	382E	JP Z, NN JR C, DIS	018405 4E	LD BC, NN
05	DEC H	182E	JR DIS	DD4E05	LD C, (HL) LD C, (IX +d)
08	DEC EC	302E	JR NC. DIS	FD4E05	LD C, (IX + d)
00	DEC C	202E	JR NZ, DIS	4F	LD C. A
15	DEC D	282E	JR Z, DIS	48	LDC.B
18	DEC DE	02	LD (BC), A	49	LDC.C
1D 25	DEC E	12 77	LD (DE), A	4A	LDC,D
28	DEC HL	70	LD (HL), A	48	LD C, E
		,,,	LD (HL), B	4C	LD C, H

Reprinted courtesy of Zilog

CODE	SOURCE STATEMENT	CODE OB1	SOURCE STATEMENT	CODE OBI	STATEMENT
4D	LD C, L	DD8605	OR (IX + (I)	CB9F	RES 3, A
0E 20	LD C, N LD D, (HL)	FD8605	OR (IY +d)	CB98	RES 3, B
56 DD5605	LD D. (IX + d)	87	OR B	C <b>B99</b>	RES 3, C
FD5 <b>605</b>	LD D. (IX + d)	80 81	ORC	CB9A	RES 3, D
57	LDDA	82	ORD	CB98	RES 3, E
50	LODE	83	ORE	CB9C	RES 3, H RES 3 L
51	LDDC	84	OR H	CB9D CBA6	RES 4 (HL)
52	LDDD	85	ORL	DDC805A6	RES 4. (IX + d)
53	LD D, E	F620	ORN	F DCB05A8	RES 4 (IY + d)
54	LDDH	EDBB	OTOR	CBA7	RES 4 A
55	LDD, L	EDB3	OTIR	CBAO	RES 4 B
1620	LD D, N	ED79	OUT (C) A	CBAI	RES4, C
E D588405	LD DE (NN)	ED41	OUT (C) B	CBA2	RES 4 D
11 <b>8405</b> 5E	LD DE, NN	ED49	OUT (C), C	CBA3	RES 4 E
DD5E05	LD E, (HL) LD E, (IX +d)	ED51 ED59	OUT (C), D OUT (C), E	CBA4	RES 4. H
F D5E05	LDE (IY +d)		OUT (C), H	CBA5	RES 4 L
5F	LDE, A	ED61 ED69	OUT (C), L	CBAE	RESS (HL)
58	LDEB	D320	OUT (N). A	DDCB05AE FDCB05AE	RES 5 (IX + d) RES 5 (IY + d)
59	LDEC	EDAB	OUTD	CBAF	RESS. A
5A	LDED	EDA3	OUTI	CBA8	RES 5. B
58	LDEE	FI	POP AF	CBA9	RES 5 C
5C	LD E, H	C1	POP BC	CBAA	RES 5, D
50	LDE, L	DI	POP DE	CBAB	RES 5 E
1E20	LDE,N	E١	POP HL	CBAC	RES 5, H
66	LD H, (HL)	DDE 1	POP IX	CBAD	RES 5, L
DD6605	LDH, (IX+d)	FDE1	POP IY	C886	RES 6, IHLI
FD6606	LD H, (IY + d)	F5	PUSH AF	DDC80586	RES 6, $(IX + a)$
67	LD H, A	C5	PUSH BC	F DCB0586	RES 6, (1Y + d)
60 61	LDH,B LDH,C	05 E5	PUSH DE PUSH HL	C887	RES 6, A
62	LD H, D	DDE5	PUSH IX	C880	RES 6, B
63	LD H, E	FDE5	PUSHIY	CBB1	RES 6, C
64	LDHH	C886		CB82 CB83	RES 6, D RES 6, E
65	LDH, L	DDCB0586	RES 0, (HL) RES 0, (IX + d)	CBB3	RES 6, H
2620	LDH,N	FDC80586	RESO, IIY + dl	CB85	RES 6, L
2A8405	LD HL, (NN)	CB87	RESO, A	CBBE	REST (HL)
218405	LD HL, NN	CB80	RES O. B	DDCB05BE	RES 7, (IX + a)
ED47	LD I, A	C881	RESO, C RESO, D	FDCB05BE	RES 7, (IY + d)
DD2A8405		CB82 CB83	RES O E	CBBF	RES 7, A
DD218405 FD2A8405	LD IX, NN LD IY, (NN)	CB84	RES O. H	CB88	RES 7, B
FD218405	LD IY, NN	CB85	RES O. L	C889	RES 7, C
6F	LD L (HL)	CB8E	RES 1, (HL)	CBBA	RES 7 D
DD6E05	LD L (IX +d)	DDCB058E		CB88	RES 7, E
FD6E05	LD L. (IY +d)	FDCB058E	RES 1 (IY + d)	CBBC CBBD	RES 7, H RES 7, L
6F	LD L, A	CB8F	RES 1 A	C9	RET
68	LD L, B	CB88	RES 1, B	08	RETC
69	LD L, C	CB89	RES 1, C	F8	RETM
6A	LD L, D	CB8A	RES 1 D	D0	RET NC
6B	LD L.E	C888	RES 1, E	СО	RET NZ
6C 6D	LD L, H	CB8C	RES 1, H RES 1, L	FO	RETP
2E20	LD L. Ľ LD L, N	CB8D CB96		E8	RETPE
ED788405	LD SP (NN)	DDC80596	RES 2 (HL) RES 2, (IX + d)	E0	RETPO
F9	LD SP. HL	FDC80596	RES 2, (IY + d)	C8 ED4D	RET Z RETI
DDF9	LD SP, IX	C <b>89</b> 7	RES 2, A	ED40	RETN
FDF9	LD SP, IY	CB90	RES 2, B	CB16	RL (HL)
318405	LD SP. NN	CB91	RES 2, C	DDC80516	RL (IX + d)
EDA8	LDD	CB92 CB93	RES 2 D RES 2 E	FDC80516	RL (IY +d)
E Q <b>88</b> E D <b>A</b> O	LDDR LDI	CB93	RES 2. H	CB17	RL A
E D <b>BO</b>	LDIR	CB95	RES 2, L	CB10	AL B
E D44	NEG	CB9€	RES 3, (HL)	CB11	RL C
00	NOP	DDCB0596	RES 3, (IX + d)	CB12	RL D
86	OR (HL)	FDCB0596	RES 3, (IY + d)	CB13	RLE

Reprinted courtesy of Zilog

-		<del></del>			
CODE	SOURCE STATEMENT	CODE	SOURCE STATEMENT	CODE OB1	SOURCE STATEMENT
CB14	RL H	CBC0	SET O, B	CBFE	SET 7, (HL)
CB15	RLL	CBC1 CBC2	SET 0, C SET 0 D	DDCB05FE	
17	RLA	CBC2		FDCB05FE	SET 7, (IY + d)
CB06 DDCB0506	RLC (HL)	CBC4	SETO, E SETO, H	CBFF	SET 7, A
FDC80506	RLC (IX + d)	CBC5	SET O. L	CBF8	SET 7, B
CB07	RLCA	CBCE	SET 1, (HL)	CBF9 CBFA	SET 7, C SET 7, D
CB00	RLC B	DDCB05CE		CBFB	SET 7. E
CB01	RLCC	FDCB05CE		CBFC	SET 7 H
CB02	ALC D	CBCF	SET 1, A	CBFD	SET 7 L
CB03	RLC E	СВСВ	SET 1 B	CB26	SLA (HL)
CB04	RLC H	CBC9	SET 1, C	DDC80526	SLA (IX + d)
C <b>B05</b>	RLC L	CBCA	SET 1, D	FDCB0526	SLA (IY +d)
07	RLCA	CBCB	SET 1, E	CB27	SLA A
ED6F	RLD	CBCC	SET 1, H	CB20	SLA B
CBIE	RR (HL)	CBCD	SET 1, L	CB21	SLA C
DDCB051E	RR (IX + d)	CBD6	SET 2, (HL)	CB22	SLA D
FDCB051E CB1F	RR (IY +d) RR A	DDCB05D6		CB23	SLA E
CB1F	RR B	FDC805D6		CB24	SLA H
CB19	RRC	CBD7 CBD0	SET 2, A SET 2, B	CB25	SLA L
CBIA	AR D	CBDI	SET 2, B	CB2E	SRA (HL)
CB1B	RRE	CBD2	SET 2 D	FDCB052E	SRA (IX + d) SRA (IY + d)
CBIC	RRH	CBD3	SET 2, E	CB2F	SRA A
CBID	AR L	CBD4	SET 2, H	CB28	SRA B
16	RRA	CBD5	SET 2, L	C829	SRA C
CB0E	RRC (HL)	CBD8	SET 3, B	CB2A	SRA D
DDC8050€	RRC (IX + d)	CBDE	SET 3, (HL)	CB2B	SRA E
FDCB050E	RRC (IY + d)	DDCB05DE		CB2C	SRA H
CBOF	RRC A	FDCB05DE	SET 3, (IY + d)	CB2D	SRA L
CB08	RRC B	CBDF	SET 3, A	CB3E	SRL (HL)
C809	RAC C	CBD9	SET 3. C	DDCB053E	SRL (IX + d)
CBOA CBOB	RRC D RRC E	CBDA CBDB	SET 3, D	FDCB053E	SRL (IY + d)
CBOC	RRC H	CBDC	SET 3, E SET 3, H	CB3F	SRL A
CBOD	RRC L	CBDD	SET 3, L	C838	SRL B
OF	RRCA	CBE6	SET 4, (HL)	C839 C83A	SRL C
ED67	RRD	ODC805E6	SET 4, (IX + d)	CB3B	SRL D SRL E
C7	RST 0	FDCB05E6	SET 4 (IY + d)	CB3C	SRLH
D7	RST 10H	CBE7	SET 4, A	CB3D	SRLL
DF	RST 18H	CBEO	SET 4, B	96	SUB (HL)
E7	RST 20H	CBE1	SET 4, C	OD9605	SUB (IX + d)
EF	RST 28H	CBE2	SET 4, D	FD9605	SUB (IY + d)
F7 FF	RST 30H	CBE3	SET 4, E	97	SUB A
CF	RST 38H	CBE4	SET 4, H	90	SU8 8
9E	RST 8	CBE5	SET 4, L	91	SUB C
DD9E05	SBC A, (HL) SBC A, (IX + d)	CBEE	SET 5, (HL)	92	SUB D
FD9E05	SBC A. (IX + d)	FDCB05EE	SET 5, (IX + d)	93	SUB E
9F	SBC A, A	CBEF	SET 5, (IY +d) SET 5, A	94	SUB H
98	SBC A, B	CBEB	SET 5, B	95 D620	SUB L
99	SBC A, C	CBE9	SET 5, C	AE	XOR (HL)
9A	SBC A, D	CBEA	SET 5, D	DDAE05	XOR (IX +d)
98	SBC A, E	CBEB	SET 5, E	FDAE05	XOR (IY +d)
9C	SBC A, H	CBEC	SET 5, H	AF	XOR A
9D	SBC A, L	CBED	SET 5, L	A8	XOR B
DE 20	SBC A, N	CBF6	SET 6, (HL)	A9	XOR C
ED42 ED52	SBC HL BC SBC HL DE	DDC806F6	SET 6, (IX + d)	AA	XOR D
ED62	SBC HL, HL	FDC805F6 CBF7	SET 6, (IY +d)	A8	XOR E
ED72	SBC HL SP	CBF0	SET 6, A SET 6, B	AC	XOR H
37	SCF	CBF1	SET 6. C	AD	XOR L
CBC6	SET O, (HL)	CBF2	SET 6. D	EE20	XOR N
DDCB05C5	SET 0. (IX + d)	CBF3	SET 6, E		
FDCB05C6	SET 0, (IY + d)	CBF4	SET 6, H		
CBC7	SET 0, A	CBF5	SET 6, L		
-					

Reprinted courtesy of Zilog

......

# A.1.2 Z80 INSTRUCTIONS SORTED BY OP-CODE

C00£	SOURCE STATEMENT	CODE	SOUNCE STATEMENT	CODF	SOURCE STATEMENT
00	NOP	63	LD H, E	C620	ADD A. N
01 <b>8405</b> 02	LD BC, NN LD (BC), A	64 65	LD H, H LD H, L	C7 C8	HST O RET Z
03	INC BC	66	LD H, (HL)	С9	HET
04 05	INC B DEC B	67 68	LDH, A LDL, B	CA8405 CC8405	JP Z, NN CALL Z NN
0620	LDB, N	69	LD L, C	CD8405	CALL NN
07 08	RLCA EX AF, AF	6A 6B	LD L, D LD L, E	CE20 CF	ADC A, N HST B
09	ADD HL BC	6C	LD L, H	00	RET NC POP DE
0A 0B	LD A,(BC) DEC BC	6D 6E	LD L, L LD L, (HL)	D1 D28405	JP NC, NN
0C 0D	INC C DEC C	6F 70	LD L, A LD (HL), B	D320 D48405	OUT (N), A CALL NC, NN
0€20	LDC, N	71	LD (HL), C	D5	PUSH DE
0F 102E	RACA DJNZ DIS	72 73	LD (HL), D LD (HL), E	D620 D7	SUB N RST 10H
118405	LD DE, NN	74	LD (HL), H	D8	RETC
12 13	LD (DE), A	75 7 <b>6</b>	LD (HL), L HALT	D9 DA8405	EXX JP C, NN
14 15	INC D	17	LD (HL), A	DB20	IN A. (N)
1620	DEC D LD D, N	78 79	LDA,B LDA,C	DC8405 DE20	CALL C N SBC A N
17 182E	RLA JR DIS	7 A 7 B	LDA D LDA E	DF 5.0	RST 18H RET PO
19	ADD HL, DE	7 <b>C</b>	LDAH	EO E1	POP HL
1A 18	LD A, (DE) DEC DE	70	LD A, L	E28405 E3	JP PO, NN EX (SP) HL
1C	INC E	1 <b>E</b> 1 <b>F</b>	LDA (HL) LDA A	E48405	CALL PO. NN
1D 1E20	DEC E LD E. N	80 81	ADD A B ADD A C	E5 E620	PUSH HL AND N
1F 202E	RRA	82	ADD A D	£7	AST 20 H
202E 218405	JR NZ, DIS LD HL, NN	83 84	ADD A E	E8 E9	RET PE JP (HL)
2 <b>2840</b> 5 2 <b>3</b>	LD (NN), HL INC HL	85	AUD A L	E A8405 E B	JE PE NN EX DE, HL
24	INC H	86 87	ADD A (HL)	EC8405	CALL PE, NN
25 2 <b>62</b> 0	DEC H LD H, N	88	ADC A B	EE20 EF	XOR N RST 28H
27	DAA	89 8A	ADC A C ADC A D	FO	RETP
282E 29	JR Z, DJS ADD HL, HL	8 <b>8</b> 8C	ADC A E ADC A H	F 1 F 28405	POP AF JP P, NN
2A8405	LD (HL), (NN)	8D	ADC A L	F3	DI
28 2C	DEC HL	8F	ADC A THEF	F48405 F5	CALL P. NN PUSH AF
2D 2E20	DEC L LD L, N	90	208 B	F620.	OR N
2F	CPL	91 92	208 D	F7 F8	RST 30H RET M
302E 318406	JR NC, DIS LD SP, NN	93	SUBL	F9	LD SP. HL
328406	LD (NN), A	94 95	SUB H SUB L	F A8405 F B	JP:M, NN El
33 34	INC SP	96 97	SUB (HL)	FC8405	CALL M. NN
35 3620	DEC (HL) LD (HL), N	98	SBC A B	FE20 FF	CP N . AST 38H
37	SCF	99 9A	SBCAC SBCAD	C800 C801	ALC B
382E 39	JR C, DIS ADD HL, SP	98	SHC A E	CB02	ALC D
3A8405	LD A, (NN)	9C 9D	SBC A H	CB03 CB04	HLC E RLC H
38 3C	DEC SP INC A	9 <b>E</b> 9 <b>F</b>	SBC A (HL)	C805	RLCL
30 3E20	DEC A	AO	SBC A. A.	C806 C807	RLC (HL) RLC A
3F	CCF	A1 A2	AND C AND.D	C808	RRC B
40 41	LD 8, 8 LD 8, C	A3	AND E	C809 C80A	ARC C ARC D
42	LDB, D	A4 A5	AND H	C808 C80C	RRC E RRC H
43 44	LDB,E LDB,H,NN	A6	AND (HL)	CBOD	ARC L
45	LDBL	A7 A8	AND A XOR B	CBOE CBOF	RRC (HL) RRC A
46 · 47	LD B. (HL) LD B. A	A9 AA	XOR C XOR D	CB10	AL B
48 49 .	LDC,B LDC,C	A8	XOR E	CB11 CB12	AL C AL D
4A	LDC, D	AC AD	XOR H	CB13 CB14	AL E AL H
48 4C	LOCE LOCH	AE	XOR (HL)	C815	RLL
4D	LDCI	AF BO	XOR A OR B	CB16 CB17	RL (HL) RL A
4E 4F	LDC (HL) LDC A	∂ B1	OR C OR D	CB18	AA B
50 51	LD O, B LD D, C	82 83	OR E	CB19 CB1A	HH C HH D
52	LO D, D	84 85	OR H OR L	CBIB	RRE
53 54	LD D, E LD D, H	86	OR (HL)	CB1C CB1D	RR H RR L
55	LD D, L	87 88	OR A CP B	CBIE	RR (HL) RR A
5 <b>6</b> 57	LD D, (HL) LD D, A	89	CP C	CB1F CB20	SLA B
58	LDE, B	- 8A 88	CP O CP E	CB21 CB22	SLA C SLA D
59 5A	LD E, C LD E, D	BC	CP H	C823	SLA E
5 <b>B</b>	LDE,E	8D	CP (HL)	CB24 CB25	SLAH SLAL
5C 5D	LD E. H LD E. L	8F	CP A HET NZ	CB26	SLA (HL)
5E	LD E. (HL)	CO C1	POP BC	CB27 CB28	SLA A SRA B
5F 60	LD E, A LD H, B	C28405 C38405	JP NZ NN JP NN	CB29	SRA C
61 62	LD H.C LD H.D	C48405	CALL NZ NN	CB2A CB2B	SRA D SRA E
		C5	PUSH BC	CB2C	SHAH

CODE	SOURCE STATEMENT	CODE	SOURCE STATEMENT	CODE OB1	SOURCE STATEMENT
CB2D	SRA L	C877	BIT 6, A	C889	RES 7, C
CB2E	SRA (HL)	C878	BIT 7, B	CBBA	RES 7, D
CB2F CB38	SRA A SRL B	CB79 CB7A	BIT 7, C BIT 7, D	CBBB CBBC	RES 7, E RES 7, H
CB39	SRL C	CB7B	BIT 7, E	CBBD	RES 7, L
CB3A	SAL D	CB7C	BIT 7, H	CBBE	RES 7 (HL)
C838	SALE	CB7D	BIT 7, L	CBBF	RES 7. A
CB3C	SRL H	CB7E	BIT 7, (HL)	CBCO	SET O. B
CB3D	SRL L	CB7F	BIT 7, A	CBC1	SET 0, C
CB3E	SAL (HL)	C880	RES O, B	CBC2	SET 0, D
CB3F	SALA	CB81	RES 0, C	CBC3	SETO, E
CB40	BIT O. B	CB82	RES O. D	CBC4	SET 0, H
CB41	BIT O, C	C <b>B83</b>	RES O. E	CBC5	SET O. L
CB42	BIT O, D	C884	RES O. H	CBC6	SET O, (HL)
CB43 CB44	BIT O, E BIT-O, H	C885	RES O. L	CBC7 CBC8	SET O, A
CB45	BITO, L	CB86 CB87	RES O. (HL)	CBC9	SET 1, B SET 1, C
CB46	BIT O. (HL)	C888	RESO, A RES1, B	CBCA	SET 1 D
B47	BIT O. A	C889	RES 1, C	CBCB	SET 1, E
848	BIT 1, B	CBBA	RES 1 D	CBCC	SET 1. H
849	BIT 1 C	CB8B	RES 1.E	CBCD	SET 1, L
B4A	BIT 1 D	CBSC	RES 1, H	CBCE	SET 1 (HL)
848	BIT 1 E	C88D	RES 1, L	CBCF	SET 1, A
CB4C	BIT 1 H	CB8E	RES 1 (HL)	CBDO	SET 2. B
B4D	BIT 1, L	CB8F	RES 1, A	CBD1	SET 2, C
`84E	BIT 1, (HL)	CB90	RES 2. B	CBD2	SET 2, D
B4F	BIT 1, A	CB91	RES 2 C	CBD3	SET 2, E
CB50	BIT 2, B	CB92	RES 2, D	CBD4	SET 2. H
B51	BIT 2, C	C <b>B93</b>	RES 2, E	CBD5	SET 2, L
CB52	BIT 2. D	CB94	RES 2, H	CBD6	SET 2, (HL)
0853 0854	BIT 2, E	C895	RES 2, L	CBD7 CBD8	SET 2, A
1855	BIT 2, H BIT 2, L	C896	RES 2, (HL)	CBD9	SET 3, B SET 3,C
B56	BIT 2, (HL)	CB97 CB98	RES 2, A RES 3 B	CBDA	SET 3.D
857	BIT 2. A	C899	RES 3, C	CBDB	SET 3, E
858	BIT 3 B	CB9A	RES 3, D	CBDC	SET 3, H
1159	BIT 3, C	C898	RES 3. E	CBDD	SET 3. L
.85A	BIT 3, D	C89C	RES 3. H	CBDE	SET 3 (HL)
858	BIT 3, E	C89D	RES 3, L	CBDF	SET 3, A
:85C	BIT 3, H	C <b>89€</b>	RES 3. (HL)	CBEO	SET 4. B
C <b>B</b> 5D	BIT 3, L	CB9F	RES 3. A	CBE1	SET 4, C
85E	B(T 3, (HL)	CBAO	RES 4 B	CBE2	SET 4 D
B5F	BIT 3, A	CBAI	RES 4, C	CBE3	SET 4, E
2860	BIT 4, B	CBA2	RES 4, D	CBE4	SET 4 H
B61 B62	BIT 4. C	CBA3	RES 4 E	CBE5	SET 4. L
CB63	BIT 4, D BIT 4, E	CBA4 CBA5	RES 4 H RES 4 L	CBE6 CBE7	SET 4, (HL) SET 4, A
2864	BIT 4, H	CBA5	RES 4 (HL)	CBEB	SET 5, B
:B65	BIT 4 L	CBA7	RES 4. A	CBE9	SET 5. C
866	BIT 4, (HL)	CBA8	RES 5, B	CBEA	SET 5 D
867	BIT 4. A	CBA9	RES 5. C	CBEB	SET 5 E
B68	BIT 5, B	CBAA	RES 5. D	CBEC	SET 5 H
869	BIT 5, C	CBAB	RESS E	CBED	SET 5. L
B6A	BIT 5, D	CBAC	RES 5, H	CBEE	SETS (HL)
868	BIT 5, E	CBAD	RES 5, L	CBEF	SET 5, A
86C	BIT 5, H	CBAE	RES 5. (HL)	CBFQ	SET 6, B
86D	BIT 5, L	CBAF	RES 5, A	CBF1	SET 6, C
B6E	BIT 5, (HL)	C880	RES 6. B	CBF2	SET 6, D
86F 870	BIT 5, A	CB81 CB82	RES 6, C	CBF3	SET 6, E
871	BIT 6, B BIT 6, C	C883	RES 6, D	CBF4	SET 6. H
872	BIT 6, D	CBB4	RES 6, E RES 6, H	CBF5 CBF6	SET 6, L
B73	BIT 6, E	C885	RES 6, L	CBF7	SET 6. (HL)
B74	BIT 6, H	C886	RES 6, (HL)	CBF8	SET 6, A SET 7, B
B75	BIT 6, L	CB87	RES 6, A	CBF9	SET 7. C
876	BIT 6 (HL)	C888	RES 7. B	CBFA	SET 7, D

Reprinted courtesy of Zilog

CODE	SOURCE STATEMENT	CODE OB1	SOURCE STATEMENT	CODE	SOURCE STATEMENT
CBFB	SET 7, E	DDC8058E	RES 7. (1X +d)	FD23	INC IY
CBFC	SET 7, H		SET 0, (IX + d)	FD29	ADD IY, IY
CBFD	SET 7, L		SET 1. (IX +d)	FD2A8405	LD IY, (NN)
CBFE	SET 7, (HL)		SET 2. (IX + d)	FD2B	DEC IY
CBFF	SET 7, A		SET 3, (IX + d)	FD3405	INC (IY + d)
DD09	ADD IX, BC		SET 4, (IX + d)	FD3505	DEC (IY + d)
DD 19	ADD IX. DE		SET 5, (IX +d)	FD360520	LD (IY +d), N
DD218405	LD IX, NN	DOCB05F6 DOCB05FE	SET 6, (IX + d) SET 7, (IX + d)	FD39	ADD IY, SP
DD228405	LD (NN), IX	ED40	IN B. (C)	FD4605	LD B, (IY +d)
DD23	INC IX	ED41	OUT (C), B	FD4E05	LD.C. (IY +d)
DD29	ADD IX IX	ED42	SBC HL BC	FD5605 FD5E05	LD D, (IY + d)
DD2A8405	LD IX, (NN)	ED438405	LD (NN), BC		LD E. (IY +d)
DD28	DECIX	ED44	NEG	FD6605 FD6E05	LD H, (IY +d) LD L, (IY +d)
DD3405	INC (IX + d)	ED45	RETN	FD7005	LD (IY +d), B
DD3505	DEC (IX + d)	ED46	IM 0	FD7105	LD (IY +d) C
DD360520 DD39	LD (IX + d), N	ED47	LDI, A	FD7205	LD (IY +d), D
	ADD IX, SP	ED48	IN C. (C)	FD7305	LD (IY +d), E
DD4605 DD4E05	LD B. (IX +d)	ED49	OUT (C), C	FD7405	LD (IY + d), H
DD4E05	LD C. (IX +d)	ED4A	ADC HL, BC	FD7505	LD (IY + d), L
DD5E05	LD D, (IX +d) LD E, (IX +d)	ED488405	LD BC. (NN)	FD7705	LD (IY + d), A
DD6605	LD H, (IX +d)	ED4D	RETI	FD7E05	LD A, (IY + d)
DD6605	LD L (IX +d)	ED50	IN D. (C)	FD8605	ADD A, (IY +d)
C07005	LD (IX +d), B	ED51	OUT (C), D	FD8E05	ADC A, (IY +d)
DD7105	LD (IX +d), C	ED52	SBC HL, DE	F D9605	SUB (IY + d)
DD7205	LD (IX + d), D	E D538405	LD (NN), DE	FD9E05	SBC A. (IY +d)
DD7305	LD (IX +d), E	ED56	IM 1	FDA605	AND (IY +d)
DD7405	LD (IX +d) H	ED57	LD A, I	FDAE05	XOR (IY +d)
DD7505	LD (IX + d), L	E D58	IN E. (C)	FD <b>8605</b>	OR (IY + d)
DD7705	LD (IX +d), A	ED59	OUT (C), E	FD8E05	CP (IY + d)
DD7E05	LD A. (IX +d)	ED5A ED588405	ADC HL, DE LD DE, (NN)	FDE1	POP IY
DD8605	ADD A, (IX + d)	ED5E	IM 2	FDE3	EX (SP), IY
DD8E05	ADC A, (IX + d)	ED60	IN H, (C)	FDE5	PUSH IY
DD9605	SUB (IX + d)	ED61	OUT (C), H	FDE9	JP (IY)
DD9E05	SBC A, (IX +d)	ED62	SBC HL, HL	FDF9	LD SP, IY
DDA605	AND (IX + d)	ED67	RAD	FDC80506	RLC (IY +d)
DDAE05	XOR (IX + d)	ED68	IN L. (C)	FDCB050E FDCB0516	RRC (IY +d), RL (IY +d)
DD8605	OR (IX + d)	E D69	OUT (C), L	FDCB051E	RR (IY +d)
DDBE05	CP (IX +d)	ED6A	ADC HL, HL	FDC80526	SLA (IY +d)
DDE1	POP IX	ED6F	RLD	FDCB052E	SRA (IY +d)
DDE3	EX (SP), IX	ED72	SBC HL, SP	FDCB053E	SRL (IY +d)
DDE5 DDE9	PUSH IX	ED738405	LD (NN), SP	FDC80546	BIT 0. (IY + d)
DDF9	JP (IX) LD SP, IX	ED78	IN A. (C)	FDCB054E	BIT 1, (IY + d)
DDC80506	RLC (IX + d)	ED79	OUT (C), A	FDC80556	BIT 2, (IY + d)
DDCB0506	RRC (IX + d)	ED7A	ADC HL, SP	FDC8055E	BIT 3, (IY + d)
DDC80516	RL (IX +d)	ED788405	LD SP, (NN)	FDCB0566	BIT 4, (IY + d)
DDCB051E	RR (IX + d)	EDA0	LDI	FDC8056E	BIT 5, (IY + d)
DDC80576	SLA (IX + d)	EDAI	CPI	FDC80576	BIT 6, (IY + d)
ODCB052E	SRA (IX + d)	EDA2	INI	FDC8057E	BIT 7, (IY +d)
ODC8053E	SRL (IX + d)	EDA3	OUTI	FDC80586	RES 0, (IY + d)
DDC80546	BIT 0, (1X +d)	EDA8	LDD	FDCB058E	RES 1, (IY + d)
DDCB054E	BIT 1 (IX + d)	EDA9	CPD	FDC80596	RES 2, (IY + d)
DDC80556	BIT 2 (IX + d)	EDAA	IND	FDCB059E	RES 3, (IY + d)
DOCB055E	BIT 3 (IX +d)	EDAB	OUTD	FDCB05A6	RES 4, (IY + d)
DDC80566	81T 4 (IX +d)	EDB0	LDIR	FDCB05AE	RES 5, (IY + d)
DDC8056E	BIT 5 (IX +d)	EDB1 EDB2	CPIR INIR	FDC80586	RES 6, (IY + d)
DDC80576	BIT 6 (IX + (I)	ED82	OTIR	FDCB058E	RES 7, (IY + d)
DDC8057E	BIT 7 (IX + (I)	ED88	LDDR	FDCB05C6	SET 0, (IY + d)
DDC80586	RESO HX + d1	ED89	CPDR	FDCB05CE	
DDCB058E	RES 1. ((X + ())	EDBA	INDR	FDCB05D6	SET 2, (1Y + d)
DDC80596	RES 2 (1X + d)	ED88	OTDR	FDC805DE	SET 3. (IY + d)
DDC8059E	RES 3 (1X + (1)	FD09	ADD IY, BC	FDCB05E6	SET 4, (IY + d)
	RES 4, (IX + (I)	FD19	ADD IY DE	FDC805EE	SET 5. (IY + d)
	RES 5 (1X + a)	FD218405	LD IY NN LD (NN), IY	FDCB05F6	SET 6, (IY + d)
00080586	RES 6, (IX + a)	FD228405	LD (NN), IY	FDCB05FE	SET 7; (IY + d)

Reprinted courtesy of Zilog

**8-BIT LOAD GROUP** 

	Symbolic	I			FI	ags				Op-Cot	1e	No. of	No. of M	No. of T	ı	
Mnemonic	Operation	S	Z		Н		P/V	N	C	76 543 210	Hex	Bytes	Cycles	States	Cor	nments
LD r, s	r s	•		X	•	X	•	•	•	01 r s		1	1	4	r, s	Reg.
LD r, n	r — n	•	•	X	•	X	•	•	•	00 r 110		2	2	7	000	В
										+ n +					001	C
LD r, (HL)	r (HL)	•	•	X	•	X	•	•	•	01 r 110		1	2	7	010	D
LD r, (IX+d)	r (IX+d)	•	•	X	•	X	•	•	•	11 011 101	DD	3	5	19	011	E
										01 r 110					100	Н
15 (1)	(1)()		_	١.,		١.,				- d -			_		101	L
LD r, (IY+d)	r + (IY+d)	•	•	Х	•	X	•	•	•	11 111 101	FD	3	5	19	111	Α
										01 r 110						
LD (HL), r	(HL) - r						_	١.		+ d + 01 110 r		١,	1	,		
LD (HL), r	(IX+d) - r			X		X				11 011 101		1 3	2	7		
נט (ואיטו, ו	(1740)-1		•	^		^		•	1	01 110 r	DD	3	5	19		
											-					
LD (IY+d), r	(IY+d) <del>-</del> r			X		x	•			11 111 101	FD	3	5	19		
20 (11.41,1	(((),0)			^						01 110 r	10	"	,	13		
		1					1			+ d +			l			
LD (HL), n	(HL) - n		•	X		Х		•		00 110 110	36	2	3	10		
		1								+ n +			"			
LD (IX+d), n	(IX+d) - n	•	•	X	•	X	•	•	•	11 011 101	DD	4	5	19		
										00 110 110	36					
		1								- d -						
										- n -						
LD (IY+d), n	(IY+d) - n	•	•	X	•	X	•	•	•	11 111 101	FD	4	5	19		
										00 110 110	36					
										- d -	٠	100				
			١.							+ n +						
LD A, (BC)	A (BC)	•	•	X	· •	X	•	•	•	00 001 010	0A	1	2	7		
LD A, (DE)	A - (DE)	•	•	X	•	X	•	•	•	00 011 010	1A	1	2	7		
LD A, (nn)	A + (nn)	•	•	X	•	X	•	•	•	00 111 010	3A	3	4	13		
		1.								- n -						
	(2.2)									+ n +			_	_		
LD (BC), A	(BC) - A	•	•	X	•	X	•	•	•	00 000 010	02	1	2	7		
LD (DE), A	(DE) A	•	• ,	X	•	X	•	•	•	00 610 010	12	1	2	7		
LD (nn), A	(nn) - A	•	•	Х	•	X	•	•	•	00 110 010	32	3	4	13		
										- n -						
LD A, I	A-1	1	+	<sub>v</sub>	0	v	IFF	0	•	+ n +	En	2	,	a		
LU A, 1	7-1	'	‡	X	U	X	IFF	U	1	11 101 101 01 010 111	ED	2	2	9		
LD A, R	A - R	1		x	0	x	IFF	0	•	11 101 101	57 ED	2	2	9		
, . ,	"	Ι΄	١,	^	"	^	[ '	١	-	01 011 111	5F	-	٠.	3		•
LD I, A	1 - A		•	x		x	•			11 101 101	ED	2	2	9		
, -,				l		``				01 000 111	47	•	•	J		
LD R, A	R - A	•	•	X	•	х	•	•	•	11 101 101	ED	2	2	9		
* ** <b>*</b>				l		'		٥		01 001 111	4 F	_	-	_		
	1	I	ľ	Ī	ı	1	1		I	101,001,111	71	1	, '		ı	

r, s means any of the registers A, B, C, D, E, H, L Notes:

IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: •= flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, \$\\$ = flag is affected according to the result of the operation.

#### **16-BIT LOAD GROUP**

	Symbolic				F	laus				Op-Coo	de	No. of	No. of M	No. of T	1
Mnemonic	Operation	S	Z		Н		P/V	N	C	76 543 210	Hex	Bytes	Cycles	States	Comments
LD dd, nn	dd + nn	•	•	X	•	Х	•	•	•	00 dd0 001 + n +		3	3	10	dd Pair 00 BC 01 DE
LD IX, nn	IX - nn	•	•	x	•	x	•	•	•	11 011 101 00 100 001	DD 21	4	4	14	10 HL 11 SP
LD IY, nn	IY - nn	•	•	×	•	x	•	•	•	- n 11 111 101 00 100 001 - n	FD 21	4	4	14	
LD HL, (nn)	H - (nn+1) L - (nn)	•	•	X	•	Х	•	•	•	00 101 010 - n -	2A	3	5	16	
LD dd, (nn)	dd H + (nn+1) dd L + (nn)	•	•	X	•	х	•	•	•	11 101 101 01 dd1 011	ED	4	6	20	
LD IX, (nn)	IXH (nn+1) IXL (nn)	•	•	X	•	x	•	•	•	n - 11 011 101 00 101 010	DD 2A	4	6	20	
LD IY, (nn)	IYH - (nn+1) IYL - (nn)	•	•	x	•	x	•	•	•	- n - - n - 11 111 101 00 101 010 - n -	FD 2A	4	6	20	
LD (nn), HL	(nn+1) - H (nn) - L	•	•	x	•	×	•	•	•	- n - 00 100 010 - n -	22	3	5	16	
LD (nn), dd	(nn+1) - ddH (nn) - ddL	•	•	x	•	x	•	•	•	+ n + 11 101 101 01 dd0 011 + n +	ED	4	6	20	
LD (nn), IX	(nn+1) + IXH (nn) + IXL	•	•	×	•	х	•	•	•	11 011 101 00 100 010 - n -	DD 22	4	6	20	
LD (nn), IY	(nn+1) + IYH (nn) + IYL	•	•	×	•	×	•	•	•	11 111 101 00 100 010 - n -	F D 22	4	6	20	
LD SP, HL LD SP, IX	SP + HL SP + IX	•	•	X	•	X	•	•	•	11 111 001 11 011 101	F9 DD	1 2	1 2	6 10	
LD SP, IY	SP - IY	•	•	x	•	х	•	•	•	11 111 001 11 111 101	F9 FD	2	2	10	
PUSH qq	(SP-2) - qqL	•	•	х	•	х	•	•	•	11 111 001 11 <sub>qq</sub> 0 101	F9	1	3 *	11	99 Pair 00 BC
PUSHIX	(SP-1) + qqH (SP-2) + IXL	•	•	х	•	х	•	•	•	11 011 101	DD	2	4	15	01 DE 10 HL
PUSHIY	(SP-1) + IXH (SP-2) + IYL	•	•	х	•	х	•	•	•	11 100 101 11 111 101	E5 FD	2	4	15	11 AF
POP qq	(SP-1) - IYH qqH - (SP+1)	•	•	х	•	х	•	•	•	11 100 101 11 qq0 001	E5	1	3	10	
POPIX	qqL + (SP) IXH + (SP+1)	•	•	х	•	х	•	•	•	11 011 101	DO	2	4	14	
POPIY	IXL + (SP)   IYH + (SP+1)   IYL + (SP)	•	•	x	•	х	•	•	•	11 100 001 11 111 101 11 100 001	E1 FD E1	2	4	14	

Notes:

dd is any of the register pairs BC, DE, HL, SP qq is any of the register pairs AF, BC, DE, HL (PAIR) $_{\rm H}$ , (PAIR) $_{\rm L}$  refer to high order and low order eight bits of the register pair respectively. e.g. BC $_{\rm L}$  = C, AF $_{\rm H}$  = A

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, flag is affected according to the result of the operation.

### **EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP**

	Symbolic Flags									Op-Code N							No. of T	1
Mnemonic	Operation	S	Z		Н		P/V	N	C	76	54			Hex	Bytes	Cycles	States	Comments
EX DE, HL	DEHL	•	•	X	•	Х	•	•	•	11	10	1	011	EB	1	1	4	erateriorisationisticales (and region decoder & to comment and on unsuggery, in the confidence and the
EX AF, AF'	AFAF'	•	•	X	•	X	•	•	•		00			08	1	1	4	
EXX	BCBC' HLHL'	•	•	X	•	X	•	•	•	11	01	1 (	001	D9	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	L(SP)	•	•	X	•	Х	•	•	•	11	10	0 (	011	E3	1	5	19	_
EX (SP), IX	IXH(SP+1) IXL(SP)	•	•	X	•	х	•	•	•		01 10			DD E3	2	6	23	
EX (SP), IY	IYH(SP+1) IYL(SP)	•	•	X	•	X	1	•	•	1	11 10			FP E3	2	6	23	
LDI	(DE)+(HL) DE + DE+1 HL + HL+1 BC + BC-1	•	•	X	0	x	) <b>;</b>	0	•	1	10			ED AO	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) +(HL) DE + DE+1 HL + HL+1 BC + BC-1 Repeat until BC = 0	•	•	X	0	X	0	0	•		10 <sup>-</sup>			ED BO	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
LDD	(DE)+(HL) DE + DE-1 HL + HL-1 BC + BC-1	•	•	х	0	x	1	0	•		101 101		- 1	ED A8	2	4	16	·
LDDR	(DE) + (HL) DE + DE-1 HL + HL-1 BC + BC-1 Repeat until BC = 0	•	•	X	O ~	X	0	0	•		101 111			ED B8	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
CPI	A - (HL) HL + HL+1 BC + BC-1	‡	2	x	‡	x	1	1			101			ED A1	2	4	16	
CPIR	A - (HL) HL + HL+1 BC + BC-1 Repeat until A = (HL) or BC = 0	<b>‡</b>	② <b>+</b>	x	<b>‡</b>	x	① <b>:</b>	1			101 110			ED 81	2 2	5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A - (HL) HL + HL-1 BC + BC-1	‡	2	x	‡	x	1	1			101 101			ED A9	2	4	16	
CPDR	A - (HL) HL + HL-1 BC + BC-1 Repeat until A = (HL) or BC = 0	*	<b>2</b>	x	*	x	1	1			101 111			ED B9	2 2		21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

Notes: ① P/V flag is 0 if the result of BC·1 = 0, otherwise P/V = 1 ② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: 

= flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

= flag is affected according to the result of the operation.

#### GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Symbolic Mnemonic Operation					FI	ags					C	p-Co	de			No. of T	
Mnemonic	Operation	S	Z	Π	Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
DAA	Converts acc,	+	1	X	1	X	P	•	1	00	100	111	27	1	1	4	Decimal adjust
	content into			l													accumulator
	packed BCD																
	following add																
	or subtract																
	with packed																
	BCD operands													× .			
CPL	A - A	•	•	X	1	Х	•	1	•	00	101	111	2F	1	1	4	Complement
																	accumulator
																-	(One's complement)
NEG	A - A+1	‡	‡	Х	‡	X	V	1	- 1	11	101	101	ED	2	2	8	Negate acc, (two's
										01	000	100	44				complement)
CCF	CY - CY	•	•	Х	Х	Х	•	0		00	111	111	3F	1	1	4	Complement carry
																	flag
SCF	CY + 1	•	•	X	0	X	•	0	1	00	110	111	37	1	1	4	Set carry flag
NOP	No operation	•	•	Х	•	X	•	•	•	00	000	000	00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•	01	110	110	76	1	1	4	
DI*	IFF - 0	•	•	Х	•	X	•	•	•	11	110	011	F3	1	1	4	,
EI*	IFF + 1	•	•	х	•	Х	•	•	•	11	111	011	FB	1	1	4	
IM 0	Set interrupt	•	•	Х	•	Х	•	•	•	11	101	101	ΕD	2	2	8	
	mode 0									01	000	110	46				
IM 1	Set interrupt	•	•	X	•	Х	•	•	•	11	101	101	ED	2	2	8	
	mode 1									01	010	110	56				
IM 2	Set interrupt	•	•	X	•	Х	•	•	•	11	101	- 1	ED	2	2	8	
	mode 2				1					01	011	110	5E	e			

Notes: IFF indicates the interrupt enable flip-flop

CY indicates the carry flip-flop.

Flag Notation:  $\bullet$  = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

<sup>\*</sup>Interrupts are not sampled at the end of EI or DI

#### **8-BIT ARITHMETIC AND LOGICAL GROUP**

	Symbolic				Fla	gs				Op-Cod	е	No. of	No.of M	No.of T		
Mnemonic	Operation	S	Z		Н		P/V	N	C	76 543 210	Hex	Bytes	Cycles	States	Comment	ts
ADD A, r	A + A+r	1	;	Х	1	Х	٧	0	1	10 000 r		1	1	4	г	Reg.
ADD A, n	A + A+n	1	1	X	;	X	V	0	;	11 000 110		2	2	7	000	В
	ł									+ n +					001	C
												l			010	D
ADD A, (HL)	A + A+(HL)		1	X	<b>‡</b>	Х	V	0	1	10 000 110		1	2	7	011	Ε
ADD A, (tX+d)	A + A+(IX+d)	‡	1	Х	1	X	V	0	<b>‡</b>	11 011 101	DD	3	5	19	100	Н
										10 000 110					101	L
										- d -					111	Α
ADD A, (IY+d)	A - A+(IY+d)	;	‡	X	;	X	٧	0		11 111 101	FD	3	5	19		
						- particular and -				10 000 110		ŀ			,	
										- d -						
ADC A, s	A - A+s+CY		<b>‡</b>	Х	1	X	V	0	1	001					s is any o	fr, n,
SUB s	A + A - s		‡	Х	;	Х	٧	1	<b>‡</b>	010				-	(HL), (IX-	+d),
SBC A, s	A + A - s - CY			X		X	٧	1	‡	011					(IY+d) as	shown for
AND s	A+A n s	‡	<b>‡</b>	X	1	Х	Р	0	0	100				l	ADD instr	uction.
OR s	A+A v s	‡	<b>‡</b>	Х	0	X	Р	0	0	[110]					The indica	
XOR s	A+A⊕s	‡	‡	Х	0	Х	P	0	0	[101]		İ			replace th	
CP s	A - s	1	;	Х	<b>‡</b>	X	V	1		111		-		1	the ADD s	et above.
INCr	r + r + 1		1	Х	‡	Х	٧	0	•	00 r 100		1	1	4		
INC (HL)	(HL)+(HL)+1		‡	Х		Х	٧	0	•	00 110 100	l	1	3	11	1	
INC (IX+d)	(IX+d) +			Х	#	Х	٧	0	•	11 011 101	DD	3	6	23		
	(IX+d)+1									00 110 100						
		١.								+ d -						
INC (IY+d)	(IY+d) +		;	X	<b>‡</b>	X	٧	0	•	11 111 101	FD	3	6	23		
	(IY+d)+1									00 110 100						
		١.	١.					_		- d -					İ	4,
DEC s	s + s · 1		‡	Х	;	Х	٧	1	•	[101]					s is any of	
															(IX+d), (I	
															shown for	
															DEC same	
															and states	
															Replace [1	
		1	1								l		1		101 in OP	Code.

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

 $\updownarrow$  = flag is affected according to the result of the operation.

#### **16-BIT ARITHMETIC GROUP**

	Symbolic				Fla	gs					. (	p-Coc	le	No. of	No.of M	No.of T		
Mnemonic	Operation	S	Z	Π	Н		P/V	N	C	70	543	210	Hex	Bytes	Cycles	States	Comm	ents
ADD HL, ss	HL + HL+ss	•	•	X	Х	X	•	0	1	00	ss1	001		1	3	11	ss	Reg.
																	00	BC
ADC HL, ss	HL +HL+ss+CY	1		Х	X	Х	V	0	‡	11	101	101	ED	2	4	15	01	DE
	1									01	ss1	010		196			10	HL
														1.87			11	SP
SBC HL, ss	HL + HL-ss-CY	1		X	Х	Х	V	1		11	101	101	ED	2	4	15		
			1							01	022	010						
ADD IX, pp	IX + IX + pp	•	•	Х	Х	Х	•	0	1	11	011	101	DD	2	4	15	рр	Reg.
										00	) pp1	001					00	BC.
																	01	DE
																	10	IX
																	11	SP
ADD IY, rr	IY + IY+rr	•	•	X	Х	Х	•	0	<b>‡</b>	11	111	101	FD	2	4	15	rr	Reg.
										00	rr1	001					00	BC
																	01	DE
																	10	IY
																	11	SP
INC ss	ss + ss + 1	•	•	Х	•	Х	•	•	•	00	022	011		1	1	6		
INC IX	IX + IX + 1	•	•	Х	•	X	•	•	•	11	011	101	DD	2	2	10		
	*									00	100	011	23					
INC IY	IY + IY+1	•	•	Х	•	Х	•	•	•	11	111	101	FD	2	2	10		
										00	100	011	23					
DEC ss	22 + 22 - 22	•	•	х	•	X	•	•	•	00	ss1	011		1	1	6		
DECIX	IX + IX - 1	•	•	Х	•	X	•	•	•	11	011	101	00	2	2	10		
										00	101	011	2B					
DECIY	IY + IY-1	•	•	х	•	Х	•	•	•	11	111	101	FD	2	2	10		
	*									00	101	011	2B					

Notes: ss is any of the register pairs BC, DE, HL, SP pp is any of the register pairs BC, DE, IX, SP

rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

‡ = flag is affected according to the result of the operation.

#### **ROTATE AND SHIFT GROUP**

	Symbolic	Flags								Op-Cod	e	No.of	No.of	No.of	
Mnemonic	Operation	s	z		н		P/ V	N	C	76 543 210	Hex	Bytes	M Cycle	T	Comments
RLCA	CY = 7 = 0 = A	•	•	x	0	х	•	0	<del>                                     </del>	00 000 111	07	1	1	4	Rotate left circular accumulator
RLA	7 — 0 A	•	•	x	0	x	•	0	1	00 010 111	17	1	1	4	Rotate left accumulator
RRCA	A CY	•	•	x	0	x	•	0	t	00 001 111	OF	1	1	4	Rotate right circular accumulator
RRA	A CY	•	•	x	0	х	•	0	1	00 011 111	1F	1	1	4	Rotate right accumulator
RLCr		;	1	х	0	х	P	0	1	11 001 011	СВ	2	2	8	Rotate left circular
RLC (HL)	, manufacture , and a second control of the	;	;	x	0	х	P	0	<b>‡</b>	00 000 r 11 001 011 00 000 110	СВ	2	4	15	register r r Reg. 000 B 001 C
RLC (IX+d)	r,(HL),(IX+d),(IY+d)	;	*	x	0	x	P	0	*	11 011 101 11 001 011 + d + 00 000 110	DD CB	4	6	23	010 D 011 E 100 H 101 L
RLC (IY+d)		*	<b>‡</b>	x	0	x	P	0	‡	11 111 101 11 001 011 - d -	FD CB	4	6	23	111 A
RLs	$ \begin{array}{c} \hline CY & 7 & -0 \\ s & \equiv r, (HL), (IX+d), (IY+d) \end{array} $	1	;	х	0	x	P	0	<b>‡</b>	00 <u>000</u> 110 010					Instruction format and states are as shown for
RRCs	$s \equiv r, (HL), (IX+d), (IY+d)$	1	<b>‡</b>	x	0	x	P	0	<b>‡</b>	001					RLC's. To form new Op-Code replace 000 of RLC's with shown
RR s	$ \begin{array}{c} \hline                                    $	<b>‡</b>	<b>‡</b>	x	0	x	P	0	<b>‡</b>	011					code
SLA s	$\begin{array}{c} \hline \text{CY} & \hline 7 & \hline 0 & 0 \\ s & \hline r, (\text{HL}), (\text{IX+d}), (\text{IY+d}) \end{array}$	ŧ	<b>‡</b>	x	0	x	P	0	<b>t</b>	100					
SRA s	$ \begin{array}{c} 7 \longrightarrow 0 \longrightarrow CY \\ s \equiv r, (HL), (IX+d), (IY+d) \end{array} $	#	‡	x	0	x	P	0	*	101					
SRLs	$0 + 7 \longrightarrow 0 \longrightarrow CY$ $s \equiv r, (HL), (IX+d), (IY+d)$	‡	‡	x	0	x	P	0	<b>‡</b>	111					
RLD	A 7-43-0 7-43-0(HL)	‡	1	x	0	x	P	0		11 101 101 01 101 111	ED 6F	2	5	18	Rotate digit left and right between the accumulator
RRD	A 7-43-0 7-43-0(HL)	<b>‡</b>	<b>‡</b>	x	0	X	P	0		11 101 101 01 100 111	ED 67	2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, ‡ = flag is affected according to the result of the operation.

# BIT SET, RESET AND TEST GROUP

	Symbolic				Fla	ıgs				1	0	p-Cod	e	No. of	No.of M	No.of T		
Mnemonic	Operation	S	Z		Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comment	5
BIT b, r	Z + Tb	Х	<b>‡</b>	Х	1	X	Х	0	•	11	001	011	CB	2	2	8	r	Reg.
										01	b	r					000	В
BIT b, (HL)	Z + (HL)b	Х		Х	1	Χ	X	0	•	11	001	011	CB	2	3	12	001	C
										01		110					010	D
BIT b, (IX+d)b	Z + (IX+d)b	Х		X	1	Х	X	0	•	11	011	101	DD	4	5	20	011	E
										11	001	011	CB	ĺ			100	Н
										-	d	-					101	L
										01	b	110					111	l A
																	b	Bit Tested
BIT b, (IY+d)b	Z - (IY+d)b	Х		Х	1	Х	Х	0	•	1	111		FD	4	5	20	000	0
										11	001	011	CB				001	1
	:									-	ď	-					010	2
										01	b	110					011	3
																	100	4
	,													İ			101	5
																	110	6
057.	.			١.,													111	7
SET b, r	r <sub>b</sub> + 1	•	•	Х	•	Х	•	•	•	1	001		CB	2	2	8		
CET L (III)	,,,,			.,						11		r						
SET b, (HL)	(HL) <sub>b</sub> + 1	•	•	Х	•	Х	•	•	•	1	001		СВ	2	4	15		
SET b, (IX+d)	(IX+d) <sub>b</sub> + 1			.,	_	.,				11		110	0.0					
3E1 0, (1X+0)	(1X+a)P + 1	•	•	X	•	Х	•	•	•	1	011		DD	4	6	23		
										-	001	-	СВ					
										11	d b	110						
SET b, (IY+d)	(IY+d) <sub>b</sub> + 1			Х	•	х					111		FD	4	6	23		
32. 3, (( · · · · · )	(11.07)			^		^			-	1	001	1	СВ	•	0	23		
										-	d d	-	0.5					
										11		110						
											_			l				
RES b, s	sb + 0	•	•	х	•	Х	•	•	•	10							To form r	iew Op-
	s≡r, (HL),																Code repla	
	(IX+d),																of SET b,	
	(IY+d)																[10] Flags	and time
														1				
																	states for	SET

Notes: The notation sh indicates bit b (0 to 7) or location s.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

	Symbolic				Fla	gs						)p-Co		No.of	No.of M	No.of T	oof T		
Mnemonic	Operation	S	Z		Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comme	nts	
JP nn	PC + nn	•	•	Х	•	Х	•	•	•	11	000	011	C3	3	3	10			
				1						-	n	-							
										-	n	+					cc	Condition	
JP cc, nn	If condition cc	•	•	Х	•	Х	•	•	•	11	CC	010		3	3	10	000	NZ non zero	
	is true PC + nn,						l			-	n	-					001	Z zero	
	otherwise						l			-	n	-					010	VC non carry	
	continue																011	Corry	
					İ									l			100 F	O parity odd	
																		E parity even	
																	110 F	sign positive	
JR e	PC + PC + e	•	•	X	•	Х	•	•	•	00	011	000	18	2	3	12	111 /	<b>M</b> sign negative	
										-	e-2	-							
JR C, e	If C = 0,	•	•	X	•	Х	•	•	•			000	38	2	2	7	If cond	tion not met	
	continue		-							-	e-2	-							
	If C = 1,													2	3	12	If cond	tion is met	
	PC + PC+e																		
JR NC, e	If C = 1,	•	•	X	•	Х	•	•	•	1		000	30	2	2	7	If condition not met		
	continue									-	e-2	+							
	If C = 0,													2	3	12	If cond	tion is met	
	PC + PC+e																		
JR Z, e	If Z = 0	•	•	X	•	X	•	•	•			000	28	2	2	7	If condition not met		
	continue									-	e-2	-							
	If Z = 1,									ĺ				2	3	12	If cond	tion is met	
	PC + PC+e																		
JR NZ, e	If Z = 1,	•	•	X	•	X	•	•	•	00	100	000	20	2	2	7	If cond	tion not met	
	continue						1		1	-	e-2	-							
	If Z = 0,			-								`		2	3	12	If cond	ition is met	
	PC + PC+e																		
JP (HL)	PC + HL	•	•	X	•	Х	•	•	•	11	101	001	E9	1	1	4			
JP (IX)	PC - IX	•	•	X	•	X	•	•	•	11	011	101	DD	2	2	8			
									ĺ	11	101	001	E9						
JP (IY)	PC + IY	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	8			
										11	101	001	E9						
DJNZ, e	B - B-1	•	•	X	•	X	•	•	•	00	010	000	10	2	2	8	If B = 0		
	If B = 0,									-	e-2	-							
	continue																		
	If B ≠ 0,													2	3	13	If B ≠ O		
	PC + PC+e			1															

Notes: e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range  $\leq$ 126, 129>

e-2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

### **CALL AND RETURN GROUP**

	Symbolic				Fla	igs				1	C	p-Co	de	No. of	No.of M	No.of T	
Mnemonic	Operation	S	Z	Γ	Н		P/V	N	C	76		210		Bytes	Cycles	States	Comments
CALLnn	(SP-1) + PCH	•	•	X	•	Х	•	•	•	11	001	101	CD	3	5	17	
	(SP-2) + PCL									-	n	٠.					
	PC + nn									-	n	-			45		
																	i
CALL cc, nn	If condition	•	•	X	•	X	•	•	•	11	CC	100		3	3	10	If ac is false
	cc is false			l						-	n	-					,
	continue,				l					-	n	-		3	5	17	If cc is true
	otherwise .																1
	same as																
,	CALLnn																is .
RET	PCL + (SP)	•	•	X	•	Х	•	•	•	11	001	001	C9	1	3	10	
	PCH - (SP+1)																
RET cc	If condition	•	•	Х	•	Х	•	•	•	11	CC	000		1	1	5	If cc is false
	cc is false																
	continue,													1	3	11	If cc is true
	otherwise																cc   Candition
	same as																000 NZ non zero
	RET															·	001 Z zero
																	010 NC non carry
RETI	Return from	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	4	14	011 C carry
	interrupt									01	001	101	40				100 PO parity odd
RETN <sup>1</sup>	Return from	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	4	14	101 PE parity even
	non maskable									01	000	101	45				110 P sign positive
	interrupt																111 M sign negative
	l																,
	(SP-1) + PCH	•	•	Х	•	Х	•	•	•	11	t	111		1	3	11	
	(SP-2) - PCL											i					
	PCH + 0									-		i					
	PCL - p											1					
I	_																t p
1	İ																000 Q0H
	l			- 1				-				l					001 08H
I	Į																010 10H
-																	011 18H
Í	1																100 20H
	I						1										101 28H
1				1													1
	i	1	- 1	- 1		- 1	- 1	1								. 1	1
																	000 00H 001 08H 010 10H 011 18H 100 20H 101 28H

<sup>1</sup> RETN loads IFF2 - IFF1

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

#### **INPUT AND OUTPUT GROUP**

	Symbolic	Flags								l		Op-Co	de	No.of	No.of M	No.of T	
Mnemonic	Operation	S	Z		Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
IN A, (n)	A - (n)	•	•	X	•	Х	•	•	•	11	011 n	011	DB	2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub> Acc to A <sub>8</sub> ~ A <sub>15</sub>
IN r, (C)	r + (C) if r = 110 only the flags will be affected	<b>‡</b>	*	X	<b>‡</b>	x	P	0	•	11 01	101 r	101 000	ED	2	3	12	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
INI	(HL) - (C) B - B · 1 HL - HL + 1	х	1	x	х	X	×	1	•		101 100	101 010	ED A2	2	4	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
INIR	(HL) - (C) B - B · 1 HL - HL + 1 Repeat until B = 0	×	1	X	x	X	×	1	•	1	101 ,110	101 010	ED B2	2	5 (If B ≠ 0) 4 (If B = 0)	21 16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
IND	(HL) + (C) B + B · 1 HL + HL · 1	x	1	x	x	x	×	1	•	1	101 101	101 010	ED AA	2	4	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
INDR	(HL) + (C) B + B · 1 HL + HL · 1 Repeat until B = 0	X	1	X	X	x	X	1	•	1	101 111	101 010	ED BA	2	5 (If B ≠ 0) 4 (If B = 0)	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OUT (n), A	(n) + A	•	•	х	•	x	•	•	•	11	010	011	D3	2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub> Acc to A <sub>8</sub> ~ A <sub>15</sub>
OUT (C), r	(C) + r	•	1	X "	•	X	•	•	•	1	101 r		ED	2	3	12	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OUTI	(C) + (HL) B + B · 1 HL + HL + 1	x	1	х	x	X	x	1	•	1	101 100	101 011	ED A3	2	4	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OTIR	(C) + (HL) B + B · 1 HL + HL + 1 Repeat until B = 0	×	1	x	×	x	×	1	•		101 110		ED B3	2	5 (If B ≠ 0) 4 (If B = 0)	16	C to A <sub>0</sub> ~ A <sub>7</sub> B to A <sub>8</sub> ~ A <sub>15</sub>
OUTD	(C) + (HL) B + B · 1 HL + HL · 1	x	#	x	x	x	x	1	•			101 011	ED AB	2	4	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OTDR	(C) - (HL) B + B · 1 HL + HL · 1 Repeat until B = 0	x	1	x	X	X	×	1	•			101 011	ED BB	2	5 (If B ≠ 0) 4 (If B = 0)	21 16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$

Notes:  $\bigcirc$  If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

<sup>‡ =</sup> flag is affected according to the result of the operation.

THIS PAGE INTENTIONALLY LEFT BLANK

APPENDIX 2

SAMPLE PROGRAMS

#### SAMPLE PROGRAMS

In this appendix a number of example programs are given which, it is hoped, will help the novice understand and write assembly-level programs.

The appendix is split into two parts:

- a) Programs which can be viewed using the 'Front Panel' and
- b) Programs which can be entered, run, and then viewed/used via the screen and keyboard.

Note that only a few examples are given, and that they attempt to be self-documenting. It should always be the case that programs are as self-documenting as possible, and assembly level programs are far from an exception!!

# A.2.1 'FRONT PANEL' PROGRAMS

Five very short programs are given below, more or less just to give a flavour of the size of the programming 'steps' that can be taken at machine level. Also they show a little about program layout. All of the programs can be entered using the 'front panel' of the 380Z and then 'single-stepped' through to see things happening.

```
;PROG1
             ;=====
             ;Program that takes two small numbers from two
             ;locations and adds them, leaving the result in
             ; the accumulator.
0100
            ORG 0100H
0100 3A0801 START:
                   LD A, (NUM1) ;Load acc. with cont. of 'NUM1'.
                     LD B,A ;Store value in 'B' register.
0103 47
                     LD A, (NUM2) ;Load acc. with cont. of 'NUM2'.
0104 3A0901
0107 80
                     ADD A,B
                                   : Add the two values.
            NUM1:
                                    ;Data.
0108 02
                     +2
                     +4
0109 04
            NUM2:
0000
            END
0108 NUM1
              0109 NUM2
                           0100 START
```

No errors

```
;PROG2
              ;=====
              ;This program sets all the general purpose
              registers to zero by using a series of
              ;'stack' instructions.
0100
              ORG 0100H
              ; Values:
              ;======
                       ZERO EQU 00
0000 =
0100 210000
              START:
                       LD HL, ZERO
                                      ;Set HL=0000.
0103 E5
                       PUSH HL
                                      ;Place value on stack..
0104 E5
                       PUSH HL
0105 E5
                       PUSH HL
0106 F1
                       POP
                                      ; Take values off
                            AF
0107 C1
                       POP
                             BC
                                      ;stack, setting
0108 D1
                       POP
                            DE
                                      ;registers=0000.
              ;
0000
              END
0100 START
             0000 ZERO
No errors
              :PROG3:
              ;=====
              ;Program to successively enter a value
              ; into consecutive locations.
0100
              ORG 0100H
              ; Values:
              ;=====
0110 =
                       START EQU 0110H
0006 =
                              EQU 6
                       NUM
00F8 =
                       VALUE EQU 0F8H
0100 3EF8
             GO:
                       LD A, VALUE
                                      ; Value to enter.
0102 211001
                       LD HL, START
                                      ; Where to put first.
0105 0606
                       LD B, NUM
                                      ; How many . .
0107 77
              RP1:
                       LD (HL),A
                                      ;Store value &
0108 23
                       INC HL
                                      ;repeat until
0109 10FC
                       DJNZ RP1
                                      ;finished.
              ; Note that 'INC HL' is needed to increment
              :the store address for the value.
              ;
              ;
0000
             END
0100 GO
           0006 NUM
                        0107 RP1
                                     0110 START
                                                    00F8 VALUE
No errors
```

```
;PROG4:
             ;=====
             ;To show a little bit about 'jumps' this
             ;program takes a value in the accumulator
             ; and decrements it, compares the new value
             ; to zero and repeats the operation if no
             ; match occurs. When the contents of the
             ;accumulator are zero the program moves
             ;on, replacing the original value in
             ; the accumulator.
0100
             ORG 0100H
             ; Values:
             ;=====
0000 =
                      ZERO EQU 0
0005 =
                      INIT EQU 5
0100 3E05
             START:
                      LD A, INIT
                                     ;Get value.
0102 3D
             ST1:
                      DEC A
                                     ;Decrement and
0103 FE00
                      CP ZERO
                                     ; compare ..
0105 20FB
                      JR NZ,ST1
                                     ; Repeat or
0107 3E05
                      LD A, INIT
                                     ;replace & cont..
             ;
0000
             END
0005 INIT
             0102 ST1
                         0100 START 0000 ZERO
No errors
```

```
;PROG5:
             ;=====
             ;To illustrate the CALL/RET operation
             ; the following program takes an initial
             ; value into the accumulator and an
             ;'increase' value into the B register.
             ; The accumulator will then be increased
             ;by the value in 'B' via a subroutine
             ; which increments the accumulator 'B'
             ;times.
             ;
0100
             ORG 0100H
             ; Values:
             ;=====
0004 =
                      INIT
                            EQU 4
0005 =
                      INCR EQU 5
0100 3E04
             START:
                      LD A, INIT
                                     ;Get initial value.
                      LD B, INCR
0102 0605
                                     ; Set up loop..
0104 CD0901
                      CALL UPIT
             RP1
                                     ;Call increment routine.
0107 10FB
                      DJNZ RP1
                                     ; Repeat..
                                     ; END OF PROG5.
                                     ;=========
             ;UPIT-Subroutine to increment accumulator.
0109 3C
             UPIT:
                      INC A
010A C9
                      RET
                                     ; Return.
             ; Note that at the end of the program
             ; the contents of the accumulator will
             ; be INIT+INCR=9.
0000
             END
               0004 INIT
                              0104
                                     RP1
                                              0100 START
                                                             0109 UPIT
0005 INCR
```

No errors

### A.2.2 PROGRAMS VIEWED FROM THE SCREEN

Three programs are given here which start to demonstrate the use of the RML 'EMT' instructions for input and output, e.g. of ASCII characters.

```
;PROG6:
              ;=====
              ; This is a very short program which
              ; when run will echo everything typed
              ; on the keyboard onto the screen.
0100
             ORG 0100H
              ; EMT values
              ;========
              ; (RML input/output routines)
0022 =
                       KBDWF
                              EQU 22H
0001 =
                       OUTC
                              EQU 01H
0100 F722
             START:
                       EMT KBDWF
                                      ;Get character from
                                      ; keyboard..
0102 F701
                       EMT OUTC
                                      ;Echo it..&..
0104 C30001
                       JP START
                                      ;repeat.
             ; Note that this program will continue
             ;running until e.g. the RESET button
             ; is pressed.
             ;
0000
             END
              0100 START
0022 KBDWF
                              0001 OUTC
No errors
```

```
;PROG7:
              ;=====
             ;This program is similar to PROG6 except
             ;that a subroutine is called which converts
             ; the character entered into lower case,
             ; before it is echoed back.
0100
             ORG 0100H
             ;EMT values
             ;========
0022 =
                      KBDWF
                              EQU
                                   22H
0001 =
                      OUTC
                              EQU
                                  01H
             ; Values
             ;=====
0020 =
                   CNVRT EQU 20H
0000 F722
             START:
                       EMT
                           KBDWF
                                       ;Get character.
0002 CD0900
                       CALL CON1
                                       ;Convert it.
0005 F701
                       EMT OUTC
                                       ; Echo it .. & ..
0007 18F7
                       JR START
                                       ;repeat.
             ;CON1-Subroutiñe to convert upper case
             ; to lower case by adding 20H.
0009 C620
             CON 1:
                      ADD A, CNVRT
                                     ;Add on 20H.
000B C9
                       RET
                                     ; Return .
             ;
0000
             END
0020 CNVRT
               0009 CON1
                             0022 KBDWF
                                            0000 START
                                                          0001 OUTC
```

No errors

```
;PROG8:
             ;=====
              ;This is just a simple program which will
             ; continually output the ASCII character ,
             ;set from <space> to <z>.
0100
             ORG 0100H
             ;EMT values
             ;========
0001 =
                       OUTC EQU 01H
             ; Values:
             ;=====
0020 =
                       DATUM EQU ' '
007A =
                       LIMIT EQU 'Z'
000D =
                       CRET EQU ODH ; < CR/LF>
0000 3E20
             START:
                       LD A, DATUM
                                      ;Start value.
0002 F701
             ST1:
                       EMT OUTC
                                      ;Output it.
0004 FE7A
                       CP LIMIT
                                      ;Finished?
0006 CAOCOO
                       JP Z,ST2
                                      ; Yes->
0009 3C
                       INC A
                                      ; No-increment &
000A 18F6
                       JR ST1
                                      ;repeat.
000C 3EOD
             ST2:
                       LD A, CRET
                                      ;Output a newline.
000E F701
                       EMT OUTC
0010 C30000
                       JP START
                                      ;Start again!!
             ;
0000
             END
000D CRET
              0020 DATUM
                              007A LIMIT
                                              0002 ST1
                                                            000C ST2
0000 START
              0001 OUTC
```

### 

No errors

BIBLIOGRAPHY

#### BIBLIOGRAPHY

- 1. MOSTEK, Z80 Programming Manual, Mostek Corporation, 1977.
- 2. C.D. Kraft and W.N. Toy, Mini/Microcomputer Hardware Design, (Chapter 6, App C), Prentice Hall, 1979.
- 3. D. Johnson, J. Hilburn, and P.Julich, Digital Circuits and Microcomputers, Prentice Hall, 1979.
- 4. L. Nashelsky, Intro. to Digital Computer Technology, Wiley, 1977.
- 5. R. Zaks, Microprocessors from chips to systems, Sybex, 1977
- 6. A. Osborne, An Intro. to Microcomputers Vol.1 Basic Concepts, Sybex, 1977.
- 7. E. Nichols, J. Nichols and P. Rony, Z-80 Microprocessor Programming and Interfacing Vol. 1,2, Sams, 1979.
- 8. W. Barden Jr., The Z80 microcomputer handbook, Sams, 1978.
- 9. A. Lippiatt, The Architecture of Small Computer Systems, Prentice Hall, 1979.