

EK-VAXV3-HB-001

VAX Maintenance Handbook

VAX-11/750

1983 Edition

**Prepared by Educational Services
of
Digital Equipment Corporation**


Copyright © 1983 by Digital Equipment Corporation
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

The manuscript for this book was created on a Word Processing System. Book production was done by Educational Services Development and Publishing in South Lawrence, MA.

The following are trademarks of Digital Equipment Corporation:

DATATRIEVE	DECUS	Rainbow
DEC	DECwriter	RSTS
DECmate	DIBOL	RSX
DECnet		UNIBUS
DECset	MASSBUS	VAX
DECsystem-10	PDP	VMS
DECSYSTEM-20	P/OS	VT
DECTape	Professional	Work Processor

CONTENTS

CHAPTER 1 INTRODUCTION

Introduction.	3
VAX-11/750 System Hardware Manuals	4
VAX-11/750 Peripheral Manuals	6
VAX-11/750 Maintenance Philosophy.	9
CPU Modules	10
CPU Options	11
The Remote Diagnostic Facility	12
Contacting the DDC.	12

CHAPTER 2 SYSTEM REGISTERS

CMC (MS750) Registers	15
Control/Status Register 0 (CSR 0)	15
Control/Status Register 1 (CSR 1)	15
Control/Status Register 2 (CSR 2)	15
CPU (KA750) Processor Status Longword (PSL)	16
Internal Processor Register (IPR) Summary	17
Internal Processor Registers.	19
Interval Register Hardware Usage	22
TB Register Bit Fields	28
Cache Register Bit Fields	29
TB and Cache Control/Status Register Bit Fields.	30
WCS (KU750) Register Data Write Format.	31
UBI and SUB Registers.	32
UBI or SUB (DW750) Control/Status Register (CSR).	32
CSR Addresses	32
UBI or SUB MAP Register Data	33
MAP Register Addresses	33
UNIBUS to CMI Address Translation	34
UET Registers.	35
IPEC Registers	36

UNIBUS Address and Data Registers	36
Control Register 1 (CR1)	36
Control Register 2 (CR2)	36
<i>MBA (RH750) Registers</i>	<i>37</i>
MBA Internal Registers	37
Control Register (CR) - F28004	37
Status Register (SR) - F28008	37
Virtual Address Register (VAR) - F2800C	37
Byte Count Register (BCR) - F28010	38
Diagnostic Register (DR) - F28014	38
Command Address Register (CAR) - F2801C	38
MBA MAP Register Data - F28800-F28BFC	39
MBA to CMI MAP Address Translation	39
MASSBUS External Device Registers	40
Drive Control Register (RO) - F28400	40
Attention Summary Register (R4) - F28410	40
DZ11 Registers	41
RK611 Registers	42
DR750 Registers	44
DR750 Command Block	44
DR750 Command Packet	44
DR750 DCR Register - Read Format	45
DR750 DCR Register - Write Format	46
DR750 Status Longword	47
DR750 Utility Register	48
DI Clock Data Rate Selection	48
DR750 Device Vectors	49

CHAPTER 3 MODULES AND GATE ARRAYS

VAX-11/750 Module Utilization	53
CMC Gate Array Layout (L0011).	54
CMC Gate Array Layout (L0016).	55
CMC Gate Array Description	56
Bootstrap Device ROMs	56
ROM Starting Microaddresses	56
DPM Gate Array Layout (L0002).	57
DPM Gate Array Description	58
MIC Gate Array Layout (L0003)	59
MIC Gate Array Description	60
UBI Gate Array Layout (10004)	61
SUB Gate Array Layout (L0010)	62
UBI and SUB Gate Array Description	63
MBA Gate Array Layout (L0007).	64
MBA Gate Array Description.	65
FPA Gate Array Layout (L0001)	66
FPA Gate Array Description	67
Gate Array Part Number/Module Cross-Reference	68
CCS Module with WCS (L0005).	71
CCS Module ROM Layout.	72
UET Component Layout	73
TU58 Interface Component and Jumper Layout	74

CHAPTER 4 CONFIGURATION AND CABLING

VAX-11/750 System Configurations.	77
Dual RK07 System	77
Dual RK07 System with TS11.	78
RM03/TS11 System.	79
RM80/TS11 System.	80
System Cabling Diagrams	81
TU58 and Front Panel Cables	81
MASSBUS Cables	82
UNIBUS Cables.	83
DZ11 Distribution Panel.	84

DZ11 Distribution Terminals.	84
VAX-11/750 Power System.	85
System Interconnection Diagram	85
VAX-11/750 Power Supply.	87
AC Power Controller Panel	89
REMOTE/LOCAL Switch.	90
H7104 Power System Block Diagram	91
AC Power Distribution	92
DC Power Distribution	93
Power System Sensing	94
+2.5 V Power Supply Block Diagram.	95
+5 V Power Supply Block Diagram	96
Applying System Power	97
CPU Cabinet Power Requirements	97
Standard Power Plugs and Receptacles.	98

CHAPTER 5 BOOTSTRAPPING AND OPERATION

VAX-11/750 Front Panel	101
Console Panel Indicators.	102
Console Switch Functions.	103
Console Bootstrap Flow	105
Console Subsystem Action on a Boot	106
Bootstrap Sequence	107
Input Arguments.	112
Software Boot Control Flags	113
VMB Primary Boot Failures.	114
Console Commands	115
Console Command Error Codes	117
Console Halt Codes	117
Boot, Power-Up, and Initialization Halt Codes	117
Microverify Error Codes	118
BOOT58 Commands	120

CHAPTER 6 RDM AND MICRODIAGNOSTICS

RDM Installation.	125
RDM Hardware.	125
Preinstallation.	125
Installation Procedure	126
Installation Verification	127
RDM Removal	128
Installation Outside the United States	128
RDM Cabling	129
Filtered Cable Installation.	130
Modem Cabling.	131
RDM/Modem Signals	132
Selected CPU Backplane Signals.	132
RDM Installation Tests.	133
VAX CPU Test	133
VAX Memory Bus Test.	134
VAX Control Store Parity Check	135
Microbreak Point and Trace.	135
Microdiagnostic Run Test	137
RDM Commands.	138
RDM Troubleshooting Flow	138
RDM Control Key Functions.	139
RDM Console Commands	139
RDM Console Error Codes	142
VAX-11/750 Diagnostics	144
Micromonitor (MICMON) Commands	147
Micromonitor Program Control Flags	149
Visibility Bus (VBUS) Signals	150

CHAPTER 7 BLOCK DIAGRAMS

VAX-11/750 Basic Diagram.	153
VAX-11/750 System Diagram	154
CMC (MS750) Basic Diagram.	155
CMC (MS750) Block Diagram	156
DPM Basic Diagram	159

DPM Block Diagram	160
MIC Block Diagram	165
TB Functional Diagram	169
Cache Functional Diagram	170
CCS Block Diagram	171
WCS (KU750) Block Diagram	172
CCS/WCS Microword	173
UBI Block Diagram	174
UBI Microword	175
SUB (DW750) Block Diagram	176
SUB Microword	177
UDP Data Flow Block Diagram	178
UBI Interface to First UNIBUS Lines	179
SUB Interface to Second UNIBUS Lines	180
MBA (RH750) Block Diagram	181
MDP Data Flow Block Diagram	184
FPA (FP750) Basic Diagram	185
FPA (FP750) Block Diagram	186
TU58 Drive/Cartridge Diagram	187
TU58 Cassette Tape Block Locations	187
TU58 Block Diagram	188
RDM Block Diagram	189

CHAPTER 8 CMI, UNIBUS, AND MASSBUS

CMI Physical Address Map	193
CMI Address and Data Format	194
CMI Address Format	194
CMI Byte Mask and Function Bits	194
CMI Data Format	194
CMI Signal Description	195
VAX-11/750 Backplane	197
CMI Signal Pin Assignments on Option Slots	197
Bus Grant Chain and Continuity Jumpers	200
MBA Installation Jumpers	202
MBA Select Jumpers	203
MBA CMI Arbitration Jumpers	203

MBA Interrupt Priority Plug	203
Reserved Arbitration Jumpers	204
Module Block Layout.	205
Module Pin Breakouts	206
CPU Backplane from Pin Side	207
Backplane Connector Housing Installation Diagram	208
UBI and SUB Physical Address Space	209
First and Second UNIBUS Register Summary	210
Fixed Device Address and Vector Assignments	211
Floating Address UNIBUS Devices	215
Floating Vector UNIBUS Devices	216
UNIBUS Signal Description.	217
UNIBUS Cable Pin Assignments.	220
MBA Physical Address Space.	221
MBA and MASSBUS Register Summary.	222
MBA Register Offsets.	223
MBA Physical Base Addresses	223
MBA Internal Register Offsets	223
MBA MAP Register Offsets	223
MBA External (MASSBUS) Register Offsets	224
MASSBUS Signal Description	225
MASSBUS Cable Pin Assignments.	228

CHAPTER 9 TROUBLESHOOTING AIDS

System Troubleshooting Flow	233
UNIBUS Troubleshooting with the UET or IPEC.	234
The FILEX Utility.	236
The WRITEBOOT Utility	237
Machine Checks	239
Translation Buffer or Bus Error	239
Control Store Parity Error.	242
Writing SPRs	243
General Guidelines.	243
General Notes.	251
VAX-11/750 Troubleshooting Tips.	251
DW750 Installation	253
UNIBUS Exerciser (UBE) on the Second UNIBUS.	253

CHAPTER 10 CHARTS AND MACROS

System Scratchpad Logic 257

RTEMP and *GPR* Functions 258

Privileged *IPR* and *MTEMP* Functions 259

RSRC Assignments 260

MSRC Assignments 262

Charts 263

Macros 302

CHAPTER 1

INTRODUCTION

CHAPTER 2

SYSTEM REGISTERS

CHAPTER 3

MODULES AND GATE ARRAYS

CHAPTER 4

CONFIGURATION AND CABLING

CHAPTER 5

BOOTSTRAPPING AND OPERATION

CHAPTER 6

RDM AND MICRODIAGNOSTICS

CHAPTER 7

BLOCK DIAGRAMS

CHAPTER 8

CMI, UNIBUS, AND MASSBUS

CHAPTER 9

TROUBLESHOOTING AIDS

CHAPTER 10

CHARTS AND MACROS



CHAPTER 1

INTRODUCTION

INTRODUCTION

This handbook is a summary of VAX-11/750 system maintenance information. It is intended to serve as a single source reference for DIGITAL Field Service, and for Engineering, Manufacturing, and Training personnel.

The material complements detailed information available in hardware and service manuals and in maintenance print sets. It contains tables, diagrams, and procedures, and assumes that the reader is familiar with the VAX-11/750 system, its nomenclature and mnemonics.

For further information, refer to the combined VAX-11/780 and VAX-11/750 microfiche library, and to tables included in this chapter that list related hardware manuals.

Hard copy documents may be ordered through the nearest DIGITAL sales office, the Accessories and Supplies Group catalog (Documentation Products Directory), or directly from the following addresses.

Customers and OEMs:

Digital Equipment Corporation
444 Whitney Street
Northboro, MA 01532

Attn: Publishing and Circulation Services, NR2
Customer Services Section

Digital personnel:

Digital Equipment Corporation
10 Forbes Road
Northboro, MA 01532

Attn: Publishing and Circulation Services, NR3

Technical descriptions and service manuals are also available on microfiche. For information on microfiche libraries (including maintenance print sets and diagnostic listings), contact:

Digital Equipment Corporation
Micropublishing Systems, BU/E46
12 Crosby Drive
Bedford, MA 01730

VAX-11/750 SYSTEM HARDWARE MANUALS

Title	Document Number
VAX-11/750 Central Processor Unit Technical Description	EK-KA750-TD
VAX-11/750 UNIBUS Interface Technical Description	EK-UI750-TD
VAX-11/750 Memory System Technical Description	EK-MS750-TD
RH750 MASSBUS Adapter Technical Description	EK-RH750-TD
DW750 Second UNIBUS Interface Technical Description	EK-DW750-TD
FP750 Floating Point Accelerator Technical Description	EK-FP750-TD
VAX-11/750 H7104 Power System Technical Description	EK-PS750-TD
VAX Architecture Handbook	EB-19580-20
VAX Hardware Handbook	EB-21710-20
VAX Software Handbook	EB-21812-20
VAX Systems Site Preparation Guide	ED-22517-20
VAX-11/750 Installation and Acceptance Test Manual	EK-SI750-IN
VAX-11/751 User's Guide	EK-11751-UG
VAX Maintenance Handbook, VAX Systems	EK-VAXV1-HB
VAX Diagnostic System User's Guide	EK-VX11D-UG
VAX-11/750 Diagnostic System Overview Manual	EK-VXD75-UG
VAX-11/750 Diagnostic Mini Reference Guide	EK-KC750-RM
VAX-11/750 Gate Array Chip Reference Manual	EP-GA750-RM*

*Available only on microfiche

VAX-11/750 SYSTEM HARDWARE MANUALS (CONT)

Title	Document Number
KC750 Microdiagnostic/Technical Manual	EK-KC750-TM
KC750 Options User Guide	EK-KC750-UG
KC750 Options Installation Guide	EK-KC750-IN
KC750 Technical Change Notice	EK-KC750-N1
VAX Diagnostic Design Guide	EK-1VAXD-TM
VAX-11/750 Microdiagnostic Reference Manual	EK-750YA-RM
VAX-11/750 Self-Maintenance Diagnostic Guide	EK-750YA-UG
VAX-11/750 Change Notice	EK-750YA-01
VAX-11/750 System Map	EN-01570-12
VAX-11/750 PM Worksheets	EK-11750-WS
VAX-11/750 Equipment Care Sheets	EK-11750-EC
Site Preparation Data Sheets	EK-CORP-SP

VAX-11/750 PERIPHERAL MANUALS

Title	Document Number
LA38 DECwriter IV IPB	EK-0LA38-IP
LA34 DECwriter IV IPB	EK-LA34S-IP
DECwriter IV Technical Manual	EK-LA34S-TM
DECwriter IV Pocket Service Guide	EK-LA34S-PS
LA34 DECwriter IV User Guide	EK-0LA34-UG
LA34 User's Guide Addendum	EK-0LA34-N1
LA34 DECwriter IV Reference Guide	EK-0LA34-RG
LA120 Technical Manual	EK-LA120-TM
LA120 User's Guide	EK-LA120-UG
LA120 User's Guide Addendum	EK-ALA12-UG
LA120 Operator Reference Card	EK-LA120-RG
LA120 Pocket Service Guide	EK-LA120-SV
LA120 Pocket Service Guide Addendum	EK-ALA12-SV
LA120 Series Pocket Service Guide	EK-LA120-PS
LA120 Customer Equipment Care	EK-LA120-EC
LA120 DECwriter III IPB	EK-LA120-IP
TU58 DECTape II Technical Manual	EK-0TU58-TM
TU58 DECTape II User's Guide	EK-0TU58-UG
TU58 DECTape II Pocket Service Guide	EK-0TU58-PS
TU58 DECTape Customer Equipment Care	EK-0TU58-EC
TU58 Cartridge Tape Drive IPB	EK-0TU58-IP
TU58-VA DECTape II Configuration	EK-0TU58-CG
TU58 DECTape Installation Sheets	EK-0TU58-W5

VAX-11/750 PERIPHERAL MANUALS (CONT)

Title	Document Number
PDP-11 DECdisk Subsystem Register Reference Card	EH-18955-18
RK06/07 Technical Description Manual	EK-RK067-TD
RK06/07 User's Manual	EK-RK067-UG
RK06/07 Disk Drive Service Manual	EK-RK067-SV
RK06/07 FTB Operating/Service Manual	EK-RK67F-OP
RK06/07 Customer Care Sheet	EK-RK067-EC
RK07 Disk Drive IPB	EK-0RK07-IP
RK611 Technical Description Manual	EK-RK611-TM
RK611 Controller IPB	EK-RK611-IP
RM03 Technical Manual	ER-0RM03-TM
RM03 Disk Drive Maintenance Manual	ER-0RM03-MP
RM03 Disk Drive IPB	EK-0RM03-IP
RM02/03 User's Guide	EK-RM023-UG
RM02/03 Disk Subsystem Service Manual	EK-RM023-SV
RM02/03 Customer Equipment Care	EK-RM023-EC
RM02/03 PM Worksheets	EK-RM023-WS
TS11 Subsystem Technical Manual	EK-0TS11-TM
TS11 Subsystem User's Guide	EK-0TS11-UG
TS11 Subsystem Customer Equipment Care	EK-0TS11-EC
TS11 Pocket Service Guide	EK-0TS11-PS
TS11-A Magnetic Tape Subsystem IPB	EK-TS11A-IP
TS11-B Magnetic Tape Subsystem	EK-TS11B-IP
TS11-B Magnetic Tape Subsystem IPB	EK-TS11B-IP
TS11-C Magnetic Tape Subsystem IPB	EK-TS11C-IP

VAX-11/750 PERIPHERAL MANUALS (CONT)

Title	Document Number
RM05 Disk Drive Service Manual	EK-0RM05-SV
RM05 Disk Subsystem User's Guide	EK-0RM05-UG
RM05 Disk Drive IPB	EK-0RM05-IP
RM05 PM Worksheets	EK-0RM05-WS
TU77 Magnetic Tape Transport V1	EK-1TU77-TM
TU77 Magtape Technical Manual V2	EK-2TU77-TM
TU77 Technical Update	EK-2TU77-01
TU77 Magtape Transport User's Guide	EK-0TU77-UG
TU77 Magnetic Tape Addendum	EK-0TU77-01
TU77 Magnetic Tape Transport IPB	EK-0TU77-IP
TU77/TU78 Magnetic Transport Equipment Care	EK-TU778-EC
TU77/78 PM Worksheets	EK-TU778-WS
RM80 Disk Drive Technical Description	EK-0RM80-TD
RM80 Disk Drive Service Manual	EK-0RM80-SV
RM80 Disk Drive User's Guide	EK-0RM80-UG
RM80 Disk Drive Pocket Guide	EK-0RM80-PG
RM80 Disk Drive Customer Care Package	EK-0RM80-EC
RM80 Disk Drive IPB	EK-0RM80-IP
TE16/TE10W/TE10N Maintenance Manual	EK-0TE16-TM
TE16/TE10W/TE10N Equipment Care	EK-0TE16-EC
TE16 DEC Magtape IPB	EK-0TE16-IP

VAX-11/750 MAINTENANCE PHILOSOPHY

VAX-11/750 system maintenance consists of the repair or replacement of modules, components, or complete hardware units, depending on the type of hardware under test and the level of testing that applies to each unit.

Overall CPU maintenance consists of replacing gate array chips on the defective CPU module as determined by microdiagnostic testing. If replacing the gate array(s) called out by the microdiagnostic test does not fix the problem, the module must be replaced.

Corrective maintenance for internal CPU options such as the floating-point accelerator (FPA) module and the remote diagnostic module (RDM) consists of module replacement if the associated diagnostic indicates a failure.

The MASSBUS adapter (MBA) and second UNIBUS (SUB) modules are also replaced if the associated diagnostic indicates a failure. Attached external devices normally follow field replaceable unit (FRU) fault isolation and are serviced according to their respective maintenance philosophies.

The following tables provide an overview of the corrective action prescribed for devices inside the VAX-11/750 system cabinet.

VAX-11/750 MAINTENANCE PHILOSOPHY (CONT)

CPU MODULES

Module Name (Mnem)	Module Number (Slot)	Level of Replacement		Notes/Comments
		Component/ Gate Array	Replace Module	
Data Path (DPM)	L0002 (2)	Primary (micro- diagnostic testing)	Secondary	Replace module if the gate arrays do not fix the problem.
Memory Inter- connect (MIC)	L0003 (3)	Primary	Secondary	Replace module if the gate arrays do not fix the problem.
UNIBUS Inter- face (UBI)	L0004 (4)	Primary	Secondary	Tested by running level 3 diagnostic, ECCBA.EXE, on Tape 6.
CPU Control Store (CCS)	L0005 (5)		Primary	No diagnostic to test this module.

NOTE:

A way to determine the condition of the CCS is to do a parity check as follows. The L0006 remote diagnostic module (RDM) must be in place.

```
>>> ^P^D      Performing this test produces a
RDM> STO      series of address printouts.
RDM> PAR 0
      .
      .
      .
CSAD = 17FD
```

The RDM is also known as the L0006YA maintenance tool module (MTM) to customers.

VAX-11/750 MAINTENANCE PHILOSOPHY (CONT)

CPU OPTIONS

		Level of Replacement		
Module Name (Mnem)	Module Number (Slot)	Component/ Gate Array	Replace Module	Notes/Comments
Remote Diag- nosis (RDM)	L0006 (6)		Primary	DIGITAL-owned option used to run micro-diagnostics locally or remotely. Test by running ECKAF.EXE
Float- ing Point Acceler- ator (FPA)	L0001 (1)		Primary	Tested by running EVKAC.EXE.
MASSBUS Adapter (MBA)	L0007 (7,8,9)		Primary	Up to three MBAs may exist.
Second UNIBUS Inter- face (SUB)	L0010 (7,8,9)		Primary	SUB typically resides in slot 7. Microcode driven it contains its own NPR arbitrator. UBI handles BR arbitration for first and second UNIBUS and MASSBUS (option slots).
CMI/Memory Control (CMC)		Primary (micro- diagnostic testing)	Secondary	Microcode driven, the CMC controls memory re-freshes error checking, data buffering, select timing and contains ECC logic. Test by running ECKAM.EXE.
CMC 1, 16K RAMs	L0011 (10)			CMC 1 = 256 kilobytes per memory array module
CMC 2, 64K RAMs	L0016 (10)			CMC 2 = 1 megabyte per memory array module
TU58 Control/ Drive			Replace module/ drive unit	Test with sections 8 and 9 of diagnostic ECKAX.EXE.

VAX-11/750 MAINTENANCE PHILOSOPHY (CONT)

THE REMOTE DIAGNOSTIC FACILITY

The customer is required to provide a voice grade telephone line and connector for DIGITAL Diagnostic Center (DDC) communication.

The RDM option will be installed in all VAX-11/750 systems during installation to prove its value to the customer during the warranty period. It will be left in the backplane for all customers with the standard RD maintenance contract.

CONTACTING THE DDC

Basic Flow:

1. The customer calls the DDC toll free number when there is a problem.

1-800-525-6570	For DDC connection (toll free)
1-303-599-4000	For Field Service assistance
1-303-593-7890	U.S.F.S Library (DEC employees only)

The Library mail stop is CX/DDC (Colorado Springs).

2. The DDC performs remote subsystem fault isolation and identifies the failing option to the Branch office.
3. The Branch office sends a Field Service Engineer with parts to correct the problem.

For CPU Problems:

1. The engineer takes the CPU spares and RDM tool to the site.
2. The engineer runs the microdiagnostic cassette tapes.

For customers with non-RD contracts, the RDM tool is installed in the VAX-11/750 backplane and is removed when work is complete.

On CPU modules, faults are isolated to a specific module and also to a string of chips (average of two gate arrays).

3. The engineer performs component level replacement (CLR) by replacing the indicated gate arrays.

When CLR does not correct the fault on CPU modules or other CPU-related failures, the failing module or assembly is replaced.

IMPORTANT: The fix should be verified with the DDC to assist them in building a case history of failures for the VAX-11/750.




CHAPTER 2

SYSTEM REGISTERS


CMC (MS750) REGISTERS

CONTROL/STATUS REGISTER 0 (CSR 0)




TK-4113

CONTROL/STATUS REGISTER 1 (CSR 1)




TK-4114

CONTROL/STATUS REGISTER 2 (CSR 2)



TK-4115

CPU (KA750) PROCESSOR STATUS LONGWORD (PSL)



INTERNAL PROCESSOR REGISTER (IPR) SUMMARY

Address	Mnemonic	Type*	Name
00	KSP		Kernel Stack Pointer
01	ESP		Executive Stack Pointer
02	SSP		Supervisor Stack Pointer
03	USP		User Stack Pointer
04	ISP		Interrupt Stack Pointer
05-07	Reserved		
08	P0BR		P0 Base Register
09	P0LR		P0 Length Register
0A	P1BR		P1 Base Register
0B	P1LR		P1 Length Register
0C	SBR		System Base Register
0D	SLR		System Length Register
0E-0F	Reserved		
10	PCBB		Process Control Block Base
11	SCBB		System Control Block Base
12	IPL		Interrupt Priority Level
13	ASTR		AST Level Register
14	SIRR	W/O	Software Interrupt Request Register
15	SISR		Software Interrupt Summary Register
16	Reserved		
17	CMIErr	R/O	CMI Error Register
18	ICCS		Interval Clock Control/Status
19	NICR	W/O	Next Interval Count Register
1A	ICR	R/O	Interval Count Register
1B	TODR		Time of Day Register
1C	CSRS		Console Storage Receiver Status
1D	CSRD	R/O	Console Storage Receiver Data
1E	CSTS		Console Storage Transmit Status
1F	CSTD	W/O	Console Storage Transmit Data

*Registers are read/write unless otherwise specified;
R/O means read-only; W/O means write-only to perform
the specified function(s).


INTERNAL PROCESSOR REGISTER (IPR) SUMMARY (CONT)

Address	Mnemonic	Type*	Name
20	RXCS		Console Receive Control/Status
21	RXDB	R/O	Console Receive Data Buffer
22	TXCS		Console Transmit Control/Status
23	TXDB	W/O	Console Transmit Data Buffer
24	TBDR		Translation Buffer Disable Register
25	CADR		Cache Disable Register
26	MCESR		Machine Check Error Summary Register
27	CAER		Cache Error Register
28	ACCS	R/O	Accelerator Control/Status
29-36	Reserved		
37	IO RESET	W/O	Initialize UNIBUS
38	MME		Memory Management Enable
39	TBIA	W/O	Translation Buffer Invalidate All
3A	TBIS	W/O	Translation Buffer Invalidate Single
3B	TB DATA		Translation Buffer Data
3C	Reserved		
3D	PMR		Performance Monitor Register - For PSU
3E	SID	R/O	System Identification
3F	TBHP	W/O	Probe Translation Buffer for TB Hit


*Registers are read/write unless otherwise specified;
R/O means read-only; W/O means write-only to perform
the specified function(s).

INTERNAL PROCESSOR REGISTERS


HEX NAME	
IPR #00	KSP
IPR #01	ESP
IPR #02	SSP
IPR #03	USP
IPR #04	ISP



IPR #08	P0BR	P0 BASE REGISTER RESERVED OPERAND FAULT IF VLA < 2**31
IPR #0A	P1BR	P1 BASE REGISTER RESERVED OPERAND FAULT IF VLA < 2**31 - 2**21




IPR #09	P0LR	P0 LENGTH REGISTER LENGTH OF P0PT IN LONGWORDS
IPR #0B	P1LR	P1 LENGTH REGISTER 2**21 - LENGTH OF P1PT IN LONGWORDS
IPR #0D	SLR	SYSTEM LENGTH REGISTER LENGTH OF SPT IN LONGWORDS RESERVED OPERAND FAULT IF MBZ #0




TK-1750

INTERNAL PROCESSOR REGISTERS (CONT)


HEX NAME
IPR #10 PCBB




IPR #11 SCBB




IPR #12 IPLR



IPR #13 ASTR



IPR #OC SBR




TK-1753

INTERNAL PROCESSOR REGISTERS (CONT)


IPR #19 NICR NEXT INTERVAL COUNT REGISTER (WRITE ONLY)




IPR #1A ICR INTERVAL COUNT REGISTER (READ ONLY)



IPR #18 ICCS INTERVAL CLOCK CONTROL AND STATUS (COMET HARDWARE)



IPR #18 ICCS INTERVAL CLOCK CONTROL STATUS (VAX SOFTWARE)




INTERVAL TIMER PROCESSOR REGISTERS

TK-5929




INTERNAL PROCESSOR REGISTERS (CONT)

INTERVAL REGISTER HARDWARE USAGE




TK-4311

INTERNAL PROCESSOR REGISTERS (CONT)




TK-1752

CONSOLE STORAGE RECEIVER STATUS




CONSOLE STORAGE RECEIVER DATA




RECEIVE FROM TU-58

CONSOLE STORAGE TRANSMIT STATUS



CONSOLE STORAGE TRANSMIT DATA



TRANSMIT TO TU-58

TK-1733

INTERNAL PROCESSOR REGISTERS (CONT)


FORCE 1 INTO THIS REG. WILL DISABLE GROUP 0
IN CASE OF FAULT CONDITIONS.

IPR #24 TBGDR

TRANSLATION BUFFER
GROUP DISABLE REGISTER

IPR #24

THIS IPR IS READ/WRITE TO ALL BITS




IPR #25 CADR

CACHE DISABLE REGISTER

IPR #25

THIS IPR IS READ/WRITE




IPR #27 CAER

CACHE ERROR REGISTER

IPR #27


THIS IPR IS READ/WRITE



IPR #26 MCESR MACHINE CHECK ERROR SUMMARY REGISTER

IPR #26


THIS IPR IS READ/WRITE TO ALL BITS. WRITING A 1 TO BIT 3
CLEARS THE BUS ERROR REGISTER. WRITING A 1 TO BIT 2
CLEARS THE TB GROUP PARITY REGISTER.



TK-5765

INTERNAL PROCESSOR REGISTERS (CONT)


IPR NO. 28 ACCS ACCELERATOR CONTROL/STATUS



HEX NAME


IPR #20 RXCS

CONSOLE RECEIVE CONTROL/STATUS




IPR #21 RXDB

CONSOLE RECEIVE DATA BUFFER




IPR #22 TXCS

CONSOLE TRANSMIT CONTROL/STATUS




IPR #23 TXDB

CONSOLE TRANSMIT DATA BUFFER



TK-1749


INTERNAL PROCESSOR REGISTERS (CONT)



TK-2099


INTERNAL PROCESSOR REGISTERS (CONT)

IPR NO. 3F TBHP PROBE TRANSLATION BUFFER FOR TB HIT



TK-9653


E/I 17



CMI ERROR PROCESSOR REGISTER

TK-3266

IPR #37 IO RESET INITIALIZE UNIBUS



IO RESET PROCESSOR REGISTER

TK-3267

INTERNAL PROCESSOR REGISTERS (CONT)



TB REGISTER BIT FIELDS

INTERNAL PROCESSOR
REGISTER (IPR) BITS




NAME	IPR #	MEMSCAR #
MME	38	0
		'ADK CHIP'

0 = MEMORY MANAGEMENT OFF
1 = MEMORY MANAGEMENT ON





TBHR	IPR #	MEMSCAR #
	17	C
		'UTR CHIP'


0 = MISS
1 = HIT



TBGDR	IPR #	MEMSCAR #
	24	3
		'ADK CHIP'



TBGPR	IPR #	MEMSCAR #
	17	D
		'UTR CHIP'






TK5769

INTERNAL PROCESSOR REGISTERS (CONT)

CACHE REGISTER BIT FIELDS

INTERNAL PROCESSOR
REGISTER (IPR) BITS





NAME	IPR #	MEMSCAR #
CAER	27	4
'CAK CHIP'		



TK-5802


INTERNAL PROCESSOR REGISTERS (CONT)

TB AND CACHE CONTROL/STATUS REGISTER BIT FIELDS



TK5770

WCS (KU750) REGISTER DATA WRITE FORMAT




*NOTE: WCS ADDRESS SPACE IS F00000 THROUGH F0FFFC.

BIT <20> IS WRITTEN AS 1 ON THE LAST WORD WRITTEN TO THE WCS. WCS PRESENT SET ENABLES THE WCS MICROCODE TO BE EXECUTED.

TK-9658

UBI AND SUB REGISTERS

UBI OR SUB (DW750) CONTROL/STATUS REGISTER (CSR)




TK-3886

CSR Addresses

Control/Status Register	UBI Address	SUB Address	Buffered Data Path
CSR 1	F30004	F32004	BDP 1
CSR 2	F30008	F32008	BDP 2
CSR 3	F3000C	F3200C	BDP 3

UBI AND SUB REGISTERS (CONT)

UBI OR SUB MAP REGISTER DATA



TK-3882


DP SEL Bits		Data Path
1	0	
0	0	Direct Data Path (DDP)
0	1	Buffered Data Path 1 (BDP 1)
1	0	Buffered Data Path 2 (BDP 2)
1	1	Buffered Data Path 3 (BDP 3)

MAP Register Addresses

MAP Register	UBI Address	SUB Address
MAP 000	F30800	F32800
MAP 004	F30804	F32804
.	.	.
MAP 7F8	F30FF8	F32FF8
MAP 7FC	F30FFC	F32FFC




UBI AND SUB REGISTERS (CONT)

UNIBUS TO CMI MAP ADDRESS TRANSLATION



UBI AND SUB REGISTERS (CONT)

UET REGISTERS




TK-5609


UBI AND SUB REGISTERS (CONT)

IPEC REGISTERS


UNIBUS Address and Data Registers



Control Register 1 (CR1)




Control Register 2 (CR2)




MBA (RH750) REGISTERS

MBA INTERNAL REGISTERS


Control Register (CR) — F28004



Status Register (SR) — F28008




Virtual Address Register (VAR) — F2800C




MBA (RH750) REGISTERS (CONT)

MBA INTERNAL REGISTERS (CONT)


Byte Count Register (BCR) – F28010



Diagnostic Register (DR) – F28014




Command Address Register (CAR) – F2801C




MBA (RH750) REGISTERS (CONT)

MBA MAP REGISTER DATA – F28800 – F28BFC



TK-7169

MBA TO CMI MAP ADDRESS TRANSLATION




TK-6404

MBA (RH750) REGISTERS (CONT)


MASSBUS EXTERNAL DEVICE REGISTERS

Drive Control Register (R0) – F28400



TK-7165

Attention Summary Register (R4) – F28410



TK-7167

DZ11 REGISTERS

		BYTES															UNIBUS ADDRESS (OCTAL)	SYSTEM PHYSICAL ADDRESS FOR UBI (HEX)	
		HIGH							LOW										
		MSB	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	LSB	
CONTROL & STATUS (CSR)	CONTROL	RW	RW	RW	RW	NOT USED	RO TX LINE C	RO TX LINE B	RO TX LINE A	RO RX DONE	RW RX MAST INTR ENAB	RW CLEAR	RW MAINT	NOT USED	NOT USED	NOT USED			
	STATUS	RW	RW	RW	RW	NOT USED	RO RX LINE C	RO RX LINE B	RO RX LINE A	RO RBUF D7	RO RBUF D6	RO RBUF D5	RO RBUF D4	RO RBUF D3	RO RBUF D2	RO RBUF D1	RO RBUF D0		
RECEIVER BUFFER (RBUF)	RECEIVER	RO	RO	RO	RO	NOT USED	RO RX LINE C	RO RX LINE B	RO RX LINE A	RO RBUF D7	RO RBUF D6	RO RBUF D5	RO RBUF D4	RO RBUF D3	RO RBUF D2	RO RBUF D1	RO RBUF D0		
	BUFFER	RO	RO	RO	RO	NOT USED	RO RX LINE C	RO RX LINE B	RO RX LINE A	RO RBUF D7	RO RBUF D6	RO RBUF D5	RO RBUF D4	RO RBUF D3	RO RBUF D2	RO RBUF D1	RO RBUF D0		
LINE PARAMETER (LPR)	LINE	NOT USED	NOT USED	NOT USED	NOT USED	RO FREQ D	RO FREQ C	RO FREQ B	RO FREQ A	RO ODD PAR	RO STOP PAR ENAB	RO CHAR LGTH B	RO CHAR LGTH A	RO LINE C	RO LINE B	RO LINE A			
	PARAMETER	NOT USED	NOT USED	NOT USED	NOT USED	RO FREQ D	RO FREQ C	RO FREQ B	RO FREQ A	RO ODD PAR	RO STOP PAR ENAB	RO CHAR LGTH B	RO CHAR LGTH A	RO LINE C	RO LINE B	RO LINE A			
TRANSMIT CONTROL (TCR)	TRANSMIT	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
	CONTROL	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
MODEM STATUS (MSR)	MODEM	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
	STATUS	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
TRANSMIT DATA (TDR)	TRANSMIT	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
	DATA	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			

- * THE HIGH BYTE OF THE TCR (DATA TERMINAL READY) AND THE MSR ARE NOT USED WITH THE 20MA OPTIONS.
- ** THESE ADDRESSES REFER TO THE FIRST DZ11 ON UB ONLY. FIRST 300 ADDRESS IS FEE040 FOR DZ11, 76FF20 FOR RK611.

TK-0462

RK611 REGISTERS

CONTROL AND STATUS REGISTER 1 RKCS1																READ/WRITE				UNIBUS ADDRESS (OCTAL)				SYSTEM PHYSICAL BYTE ADDRESS FOR UBI (HEX)			
15	14	13					11	10	09	08	07	06	05	04	03	02	01	00									
	DI	DCT PAR					CTO	CDT			RDY	IE	0	F4	F3	F2	F1	GO	777440	FFFF20							
CERR				CFMT				BA17																			
OCLR								BA16																			
WORD COUNT REGISTER RKWC																R/W											
15									08	07									00								
WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	WC	777442	FFFF22							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00												
BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA									
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00												
BUS ADDRESS REGISTER RKBA																R/W											
15									08	07									00								
BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	BA	777444	FFFF24							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00												
DISK ADDRESS (TRACK & SECTOR) REG RKDA																R/W											
15									07									00									
0	0	0	0	0	TA 2	TA 1	TA 0	0	0	0	SA 4	SA 3	SA 2	SA 1	SA 0												
CONTROL AND STATUS REGISTER 2 RKCS2																R/W											
15									08	07									00								
DLT	WCE	UPE	NED	NEM	PGE	MDS	UFE	OR	IR		BAI	RLS	DS 2	DS 1	DS 0												
								SCLR																			
DRIVE STATUS REGISTER RKDS																READ ONLY											
15									08	07									00								
	SDA	PIP	0	WRL	0	0	DDT		VV						0	DRA											
SVAL								DRDY				DROT				ACLO				SPLS							
																OFST											
ERROR REGISTER RKER																R0											
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00												
DCK	UNS	OPI	DTE	WLE		COE		BSE	ECH				NXF	SKI	ILF												
				IDAE				HVRC				DTYE				DRPAR				FMTE							
ATTENTION SUMMARY AND OFFSET RKAS/OF																R/W											
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00												
ATN	ATN	ATN	ATN	ATN	ATN	ATN	ATN	OF	OF	OF	OF	OF	OF	OF	OF	777456											
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0												

TK-9694

RK611 REGISTERS (CONT)

DESIRED CYLINDER REGISTER																UNIBUS ADDRESS (OCTAL)				SYSTEM PHYSICAL BYTE ADDRESS FOR UBI (HEX)			
RKDC																R/W							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
0	0	0	0	0	0	DC	DC	DC	DC	DC	DC	DC	DC	DC	DC	777460	FFFF30						
UNUSED																							
																777462	FFFF32						
DATA BUFFER																R/W							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	777464	FFFF34						
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
MAINTENANCE REGISTER 1																R/W							
RKMR1																							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
												MS 3	MS 2	MS 1	MS 0	777466	FFFF36						
RD GATE				ECCW				PCA				MERD				MIND				DMD			
WRT GATE				PCD				MEWD				MCLK				MSP				PAT			
ECC POSITION REGISTER																R0							
RKECPS																							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
0	0	0	EPS 12	EPS 11	EPS 10	EPS 09	EPS 08	EPS 07	EPS 06	EPS 05	EPS 04	EPS 03	EPS 02	EPS 01	EPS 00	777470	FFFF38						
ECC PATTERN REGISTER																R0							
RKECPT																							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
0	0	0	0	0	EPT 10	EPT 09	EPT 08	EPT 07	EPT 06	EPT 05	EPT 04	EPT 03	EPT 02	EPT 01	EPT 00	777472	FFFF3A						
MAINTENANCE REGISTER 2																R0							
RKMR2																							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
																777474	FFFF3C						
MAINTENANCE REGISTER 3																R0							
RKMR3																							
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00								
																777476	FFFF3E						

TK-9695

DR750 REGISTERS

DR750 COMMAND BLOCK

	BASE	
	DEC	HEX
INPUT QUEUE FORWARD LINK (INPTQ HEAD)	0	0
INPUT QUEUE BACKWARD LINK (INPTQ TAIL)	4	4
TERMINATION QUEUE FORWARD LINK (TERMQ HEAD)	8	8
TERMINATION QUEUE BACKWARD LINK (TERMQ TAIL)	12	C
FREE QUEUE FORWARD LINK (FREEQ HEAD)	16	10
FREE QUEUE BACKWARD LINK (FREEQ TAIL)	20	14
COMMAND PACKET SPACE		

TK-9280


DR750 COMMAND PACKET

		31		29		24		23		19		16		15		08		07		03		02		00	
SELF RELATIVE FORWARD LINK																								000	
SELF RELATIVE BACKWARD LINK																								000	
PACKET CONTROL LONGWORD	{	INTRPT		CNTRL	W	S	O	NOT	USED	0000		DEVICE CON- TROL CODES		LAST REG IN LOG AREA		LENGTH OF DEVICE MESSAGE									
		BYTE COUNT																							
		VIRTUAL ADDRESS OF BUFFER																							
		RESIDUAL MEMORY BYTE COUNT																							
		RESIDUAL DDI BYTE COUNT																							
		DR32 STATUS LONGWORD (DSL)																							
		DEVICE MESSAGE																							
		LOG AREA																							

TK-9279

DR750 REGISTERS (CONT)


DR750 DCR REGISTER – READ FORMAT



TK-9288

DR750 REGISTERS (CONT)

DR750 DCR REGISTER – WRITE FORMAT



* CONTROL FIELD A ENCODING

- 0 – NO-OP
- 1 – CLEAR POWER UP (DCR BIT 22)
- 2 – CLEAR POWER DOWN (DCR BIT 23)
- 3 – NO-OP
- 4 – CLEAR:
 - EXTERNAL ABORT (DCR BIT 24)
 - ABORT INTERRUPT (DCR BIT 18)
 - RDS ERROR (DCR BIT 15)
 - CMI NO RESPONSE (DCR BIT 14)
- 5 – CLEAR INTERRUPT ENABLE (DCR BIT 14)
- 6 – SET INTERRUPT ENABLE (DCR BIT 20)
- 7 – CLEAR HALT (DCR BIT 17)


** CONTROL FIELD B ENCODING

- 0 – NO-OP
- 1 – CLEAR CRD (DCR BIT 16)
- 2 – SET EXTERNAL ABORT (DCR BIT 24)
- 3 – CLEAR PACKET INTERRUPT (DCR BIT 19)
- 4 – DR RESET (INIT FROM DRIVER)
- 5 – SET JAM (DCR BIT 12)
- 6 – CLEAR JAM (DCR BIT 12)
- 7 – NO-OP

Tk-0289

DR750 REGISTERS (CONT)


DR750 STATUS LONGWORD



TK-9282

DR750 REGISTERS (CONT)

DR750 UTILITY REGISTER



* NOTE: FF THRU FD
ARE NOT VALID

TK-9286

DI CLOCK DATA RATE SELECTION

Utility Register <7:0> Value	DI Data Rate (Mbyte/sec)
FF to FD*	--
FC	3.12
FB	2.50
FA	2.08
F9	1.78
F8	1.56
F7	1.38
F6	1.25
F5	1.14
F4	1.04
F3	0.96
F2	0.89
F1	0.83
F0	0.78
:	:
:	:
00	0.0488

*Loading of these registers by the software must
be prevented.

DR750 REGISTERS (CONT)

DR750 DEVICE VECTORS

Base Address	Slot Number	BR4	BR5	BR6*	BR7
F34000	10	128	168	1A8	1E8
F36000	11	12C	16C	1AC	1EC
F38000	12	130	170	1B0	1F0
F3A000	13	134	174	1B4	1F4
F3C000	14	138	178	1B8	1F8
F3E000	15	13C	17C	1BC	1FC


*Standard interrupt level is BR6.

CHAPTER 3


MODULES AND GATE ARRAYS



VAX-11/750 MODULE UTILIZATION




CMC GATE ARRAY LAYOUT (L0011)



TK-4717

CMC GATE ARRAY LAYOUT (L0016)



CMC GATE ARRAY DESCRIPTION

MDL - Four memory data loop (MDL) chips make up the data path between the CMI and memory, the CMI and the control/status registers, and from the bootstrap ROMs to memory.

MEC - Two memory error correction (MEC) chips detect double bit errors, and detect and correct single bit errors.

MAP/MAD - One memory address processor (MAP) chip on the L0011 and one memory address decoder (MAD) chip on the L0016. Address bits are decoded to enable memory arrays and determine starting address offsets. Address validity checks are performed and memory array board population is detected.

BOOTSTRAP DEVICE ROMS


ROM Part Number	Device Code	Device Type	Controller	
23-908A9-00	RH	RM80	RH750	ASCI
23-990A9-00		RA80	UDA50	
23-294E2-02	DD	TU58 - MRSP*		bus only

*Modified radial serial protocol (MRSP) is required for UNIX.

ROM Starting Microaddresses

Device ROM	Starting Microaddress
A	FA02
B	FB02
C	FC02
D	FD02

DPM GATE ARRAY LAYOUT (L0002)




TK-4711

DPM GATE ARRAY DESCRIPTION

- SRM - Four super rotator multiplex (SRM) chips perform 64 functions under the control of the SRK.
- SRK - One super rotator control (SRK) chip controls SRM operations.
- ALP - Eight arithmetic logic processor (ALP) chips make up the arithmetic logic unit (ALU) of the DPM. The ALU performs most of the data manipulation during the execution of macroinstructions.
- ALK - One arithmetic logic control (ALK) chip controls ALP operations by decoding microcode inputs and generating the necessary signals.
- CLA - One carry lookahead (CLA) chip contains the logic that the ALU uses to generate and propagate carries.
- TOK - One timed operation control (TOK) chip contains the programmable interval time clock.
- IRD - One instruction register decode (IRD) chip processes the IR decodes. Receives opcode and operand specifier from the execution buffer decodes (XB), decodes it, and generates signals to select the correct microcode routine.
- SPA - One scratchpad addressing (SPA) chip controls the 64 scratchpad register addressing. Contains logic that keeps track of general purpose register (GPR) autoincrements and autodecrements.
- SAC - One service arbitration and clock (SAC) chip is associated with the IRD counter, service arbitration, and system clocks.
- CCC - One condition code (CCC) chip is associated with the condition codes for both VAX-11 and compatibility mode instructions. It stores PSL bits FU, IV, DV, N, Z, V, and C, and reads the bits at the request of the microcode.
- MSQ - One microsequencer (MSQ) chip, together with the CCS module, forms the CPU microsequencer that sequences the CPU microcode.
- PHB - One practically half the BUTs (PHB) chip contains PSL bits, status flags, the step counter, and logic that performs about half of the BUT micro-orders.

MIC GATE ARRAY LAYOUT (L0003)




TK-9661

MIC GATE ARRAY DESCRIPTION


- MDR - Eight memory data register (MDR) chips contain logic that routes MIC data to or from the CMI or the M-bus, W-bus, or cache.
- PRK - One prefetch control (PRK) chip initially fetches eight instruction (I-stream) bytes from memory starting with the PC address. It then replaces four bytes at a time during program execution.
- ADK - One address control (ADK) chip controls the MIC addressing logic.
- ADD - Four address (ADD) chips make up the PC and VA registers and their load paths.
- CMK - One CMI control (CMK) chip monitors and transmits CMI control signals. Stalls the microcode under certain conditions. A CML chip is installed in its place for the DR750.
- CAK - One cache control (CAK) chip enables or disables cache. Controls the transfer of data to or from the MDR chips.
- UTR - One microtrap (UTR) chip monitors machine conditions that cause a microtrap.
- ACV - One access violation (ACV) chip detects access violations, control store parity errors, FPA reserved operands, unaligned data, and page boundary violations.

UBI GATE ARRAY LAYOUT (L0004)



TK-4718

SUB GATE ARRAY LAYOUT (L0010)




TK-9657

UBI AND SUB GATE ARRAY DESCRIPTION

- UDP - Four UNIBUS data path (UDP) chips make up the data path logic for the UBI and SUB. All address and data information passes through the UDP between four tristate ports (CMI, BUF CMI, UB data, UB address). Contains address latch and compare logic for the buffered data paths and for CPU access to UBI or SUB and UNIBUS registers.
- UCN - One UNIBUS control (UCN) chip works in conjunction with the UBI and SUB control stores to provide microsequencer control of all operations. Contains the byte and error flags for the buffered data paths. Performs interpretation between the CMI and UNIBUS control signals and defines operations.
- INT - One interrupt (INT) chip on the UBI performs arbitration to process all interrupt requests and inserts values on the microvector lines to steer the CCS. Contains bits of the PSL, arbitrates the UNIBUS for transactions from the CPU, arbitrates bus requests (BRs) from the backplane, and issues bus grants (BGs).
- CON - Two console (CON) chips on the UBI each convert serial/parallel data for communication between the CPU and the TU58 and console terminal via the W-bus. Contain limited console command character recognition.

MBA GATE ARRAY LAYOUT (L0007)




TK-5709

MBA GATE ARRAY DESCRIPTION

- MDP - Eight MASSBUS data path (MDP) chips route data between five tristate ports (CMI, IBUS, CBUS, SILO, MBUS). All address and data information is routed through the MDPs. Contain address latch and compare logic for CPU access to MBA and MASSBUS registers.
- MDC - One MASSBUS data bus control (MDC) chip controls and maintains status on control bus parity and on MAP parity and validity. Initiates and coordinates the start and end of DMA transfers. Contains and controls bit fields of the VAR and initiates MAP parity/validity checks.
- MCI - One MBA CMI interface control (MCI) chip controls MBA and CMI interfacing plus CMI arbitration, status generation and checking, and processor interrupts. Produces the CMI function codes for DMA transfers on the CMI and controls MAP address translations. Slave logic detects CPU transfers with internal or external registers and directs the MRC to perform the transfer.
- MRC - One MBA register control (MRC) chip responds to the MCI on CPU transfers with internal or external registers. Detects the issue of a valid data transfer command and defines it for the MBA. Produces control signals to the control bus and data transfer function codes that control clocking in the MDP registers.
- MSC - One MBA SILO control (MSC) chip produces data transfer function codes that control data routing and alignment between the SILO and the MDP registers. Produces the SILO address, detects SILO full or SILO empty conditions, and generates and checks parity on SILO and MASSBUS data. Produces the CMI data byte mask for DMA transfers on the CMI.

FPA GATE ARRAY LAYOUT (L0001)



TK-8067

FPA GATE ARRAY DESCRIPTION

- FFA - Eight floating fractional arithmetic (FFA) chips form the arithmetic logic unit (ALU) of the FPA. The ALU performs most of the data manipulation during the execution of floating-point instructions. It outputs the 64-bit FP bus to the FIO.
- CLA - Two carry look ahead (CLA) chips contain logic used by the ALU and incrementer multiplexer circuits.
- FIO - Eight floating input/output (FIO) chips interface operands from the M-bus and W-bus. Store immediate multiple operand results.
- FCS - Four floating coarse shifter (FCS) chips perform right or left shifts in multiples of four. Produce a 67-bit output from a 64-bit input.
- FQA - One floating quick aligner (FQA) chip positions the FCS for certain operations.
- FMR - Two fraction multiplier (FMR) chips contain most of the logic that performs fraction multiplication.
- FEX - Two floating exponent (FEX) chips form the exponent data path.
- FCC - One floating condition code (FCC) chip processes all operands to obtain condition code status for traps, faults, and the PSL.

GATE ARRAY PART NUMBER/MODULE CROSS-REFERENCE

Chip Number	Chip Mnemonic	DIGITAL Part No.	Home Module	Diagram Number	Data String
DC606	TIM	19-14680	DPM	1	(Use TOK chip)
DC607	MDR	19-14681	MIC	1	<00,08,16,24>
				2	<01,09,17,25>
				3	<02,10,18,26>
				4	<03,11,19,27>
				5	<04,12,20,28>
				6	<05,13,21,29>
				7	<06,14,22,30>
				8	<07,15,23,31>
DC608	ALP	19-14682	DPM	1	<03:00>
				2	<07:04>
				3	<11:08>
				4	<15:12>
				5	<19:16>
				6	<23:20>
				7	<27:24>
				8	<31:28>
DC609	ADD	19-14683	MIC	1	<07:00>
				2	<15:08>
				3	<23:16>
				4	<31:24>
DC610	CCC	19-14684	DPM	1	
DC611	CON	19-14685	UBI	1	(TU58)
				2	(Console)
DC612	CLA FPA	19-14686	DPM	1	
				1	<IC7:IC0>
				2	<C7:C0>
DC613	SRM	19-14687	DPM	1	<00,04,08,12, 16,20,24,28,32>
				2	<01,05,09,13, 17,21,25,29,33>
				3	<02,06,10,14, 18,22,26,30,34>
				4	<03,07,11,15, 19,23,27,31>
DC614	SRK	19-14688	DPM	1	
DC615	ALK	19-14689	DPM	1	
DC616	SPA	19-14690	DPM	1	
DC617	SAC	19-14691	DPM	1	


GATE ARRAY PART NUMBER/MODULE CROSS-REFERENCE (CONT)

Chip Number	Chip Mnemonic	DIGITAL Part No.	Home Module	Diagram Number	Data String
DC618	UDP	19-14692	UBI/SUB	1	<00,01,08,09, 16,17,24,25>
				2	<02,03,10,11, 18,19,26,27>
				3	<04,05,12,13, 20,21,28,29>
				4	<06,07,14,15, 22,23,30,31>
DC619	UCN	19-14693	UBI/SUB	1	
DC620	TOK	19-14694	DPM	1	
DC621	MSQ	19-14695	DPM	1	
DC622	IRD	19-14696	DPM	1	
DC623	CMK	19-14697	MIC	1	
DC624	PRK	19-14698	MIC	1	
DC625	ACV	19-14699	MIC	1	
DC626	ADK	19-14700	MIC	1	
DC627	CAK	19-14701	MIC	1	
DC628	UTR	19-14702	MIC	1	
DC629	PHB	19-14703	DPM	1	
DC630	INT	19-14704	UBI	1	
DC631	MEC	19-14705	CMC	1	<15:00>
				2	<31:16>
DC632	MAP	19-14706	CMC	1	(L0011)
DC633	MDL	19-14707	CMC	1	<07:00>
				2	<15:08>
				3	<23:16>
				4	<31:24>
DC636	FIO	19-14710	FPA	1	<35:32,03:00>
				2	<39:36,07:04>
				3	<43:40,11:08>
				4	<47:44,15:12>
				5	<51:48,19:16>
				6	<55:52,23:20>
				7	<59:56,27:24>
				8	<63:60,31:28>

GATE ARRAY PART NUMBER/MODULE CROSS-REFERENCE (CONT)

Chip Number	Chip Mnemonic	DIGITAL Part No.	Home Module	Diagram Number	Data String
DC637	FCS	19-14711	FPA	1	<00,04,08...64>
				2	<01,05,09...65>
				3	<02,06,10...66>
				4	<03,07,11...67>
DC638	FFA	19-14712	FPA	1	<07:00>
				2	<15:08>
				3	<23:16>
				4	<31:24>
				5	<39:32>
				6	<47:40>
				7	<55:48>
				8	<63:56>
DC639	FMR	19-14713	FPA	1	<59:56,51:48...>
				2	<63:60,55:52...>
DC641	FEX	19-14715	FPA	1	<04:00>
				2	<09:05>
DC642	FQA	19-14716	FPA	1	
DC643	FCC	19-14717	FPA	1	
DC645	MDP	19-14719	MBA	1	<17,16,01,00>
				2	<19,18,03,02>
				3	<21,20,05,04>
				4	<23,22,07,06>
				5	<25,24,09,08>
				6	<27,26,11,10>
				7	<29,28,13,12>
				8	<31,30,15,14>
DC646	MSC	19-14720	MBA	1	
DC647	MRC	19-14721	MBA	1	
DC648	MDC	19-14722	MBA	1	
DC649	MCI	19-14723	MBA	1	
DC650	MAD	19-14724	CMC	1	(L0016)
DC651	CML	19-14725	MIC	1	(DR750 usage)


CCS MODULE WITH WCS (L0005)



<div> <div> MUX ALU DQ1 </div> </div>										
<div> <div> D T Y P E </div> </div>	<div> <div> IP1 IP2 IP3 IP4 IP5 IP6 IP7 IP8 IP9 IP10 IP11 IP12 IP13 IP14 IP15 IP16 IP17 IP18 IP19 IP20 IP21 IP22 IP23 IP24 IP25 IP26 IP27 IP28 IP29 IP30 IP31 IP32 IP33 IP34 IP35 IP36 IP37 IP38 IP39 IP40 IP41 IP42 IP43 IP44 IP45 IP46 IP47 IP48 IP49 IP50 IP51 IP52 IP53 IP54 IP55 IP56 IP57 IP58 IP59 IP60 IP61 IP62 IP63 IP64 IP65 IP66 IP67 IP68 IP69 IP70 IP71 IP72 IP73 IP74 IP75 IP76 IP77 IP78 IP79 IP80 IP81 IP82 IP83 IP84 IP85 IP86 IP87 IP88 IP89 IP90 IP91 IP92 IP93 IP94 IP95 IP96 IP97 IP98 IP99 IP100 IP101 IP102 IP103 IP104 IP105 IP106 IP107 IP108 IP109 IP110 IP111 IP112 IP113 IP114 IP115 IP116 IP117 IP118 IP119 IP120 IP121 IP122 IP123 IP124 IP125 IP126 IP127 IP128 IP129 IP130 IP131 IP132 IP133 IP134 IP135 IP136 IP137 IP138 IP139 IP140 IP141 IP142 IP143 IP144 IP145 IP146 IP147 IP148 IP149 IP150 IP151 IP152 IP153 IP154 IP155 IP156 IP157 IP158 IP159 IP160 IP161 IP162 IP163 IP164 IP165 IP166 IP167 IP168 IP169 IP170 IP171 IP172 IP173 IP174 IP175 IP176 IP177 IP178 IP179 IP180 IP181 IP182 IP183 IP184 IP185 IP186 IP187 IP188 IP189 IP190 IP191 IP192 IP193 IP194 IP195 IP196 IP197 IP198 IP199 IP200 IP201 IP202 IP203 IP204 IP205 IP206 IP207 IP208 IP209 IP210 IP211 IP212 IP213 IP214 IP215 IP216 IP217 IP218 IP219 IP220 IP221 IP222 IP223 IP224 IP225 IP226 IP227 IP228 IP229 IP230 IP231 IP232 IP233 IP234 IP235 IP236 IP237 IP238 IP239 IP240 IP241 IP242 IP243 IP244 IP245 IP246 IP247 IP248 IP249 IP250 IP251 IP252 IP253 IP254 IP255 IP256 IP257 IP258 IP259 IP260 IP261 IP262 IP263 IP264 IP265 IP266 IP267 IP268 IP269 IP270 IP271 IP272 IP273 IP274 IP275 IP276 IP277 IP278 IP279 IP280 IP281 IP282 IP283 IP284 IP285 IP286 IP287 IP288 IP289 IP290 IP291 IP292 IP293 IP294 IP295 IP296 IP297 IP298 IP299 IP300 IP301 IP302 IP303 IP304 IP305 IP306 IP307 IP308 IP309 IP310 IP311 IP312 IP313 IP314 IP315 IP316 IP317 IP318 IP319 IP320 IP321 IP322 IP323 IP324 IP325 IP326 IP327 IP328 IP329 IP330 IP331 IP332 IP333 IP334 IP335 IP336 IP337 IP338 IP339 IP340 IP341 IP342 IP343 IP344 IP345 IP346 IP347 IP348 IP349 IP350 IP351 IP352 IP353 IP354 IP355 IP356 IP357 IP358 IP359 IP360 IP361 IP362 IP363 IP364 IP365 IP366 IP367 IP368 IP369 IP370 IP371 IP372 IP373 IP374 IP375 IP376 IP377 IP378 IP379 IP380 IP381 IP382 IP383 IP384 IP385 IP386 IP387 IP388 IP389 IP390 IP391 IP392 IP393 IP394 IP395 IP396 IP397 IP398 IP399 IP400 IP401 IP402 IP403 IP404 IP405 IP406 IP407 IP408 IP409 IP410 IP411 IP412 IP413 IP414 IP415 IP416 IP417 IP418 IP419 IP420 IP421 IP422 IP423 IP424 IP425 IP426 IP427 IP428 IP429 IP430 IP431 IP432 IP433 IP434 IP435 IP436 IP437 IP438 IP439 IP440 IP441 IP442 IP443 IP444 IP445 IP446 IP447 IP448 IP449 IP450 IP451 IP452 IP453 IP454 IP455 IP456 IP457 IP458 IP459 IP460 IP461 IP462 IP463 IP464 IP465 IP466 IP467 IP468 IP469 IP470 IP471 IP472 IP473 IP474 IP475 IP476 IP477 IP478 IP479 IP480 IP481 IP482 IP483 IP484 IP485 IP486 IP487 IP488 IP489 IP490 IP491 IP492 IP493 IP494 IP495 IP496 IP497 IP498 IP499 IP500 IP501 IP502 IP503 IP504 IP505 IP506 IP507 IP508 IP509 IP510 IP511 IP512 IP513 IP514 IP515 IP516 IP517 IP518 IP519 IP520 IP521 IP522 IP523 IP524 IP525 IP526 IP527 IP528 IP529 IP530 IP531 IP532 IP533 IP534 IP535 IP536 IP537 IP538 IP539 IP540 IP541 IP542 IP543 IP544 IP545 IP546 IP547 IP548 IP549 IP550 IP551 IP552 IP553 IP554 IP555 IP556 IP557 IP558 IP559 IP560 IP561 IP562 IP563 IP564 IP565 IP566 IP567 IP568 IP569 IP570 IP571 IP572 IP573 IP574 IP575 IP576 IP577 IP578 IP579 IP580 IP581 IP582 IP583 IP584 IP585 IP586 IP587 IP588 IP589 IP590 IP591 IP592 IP593 IP594 IP595 IP596 IP597 IP598 IP599 IP600 IP601 IP602 IP603 IP604 IP605 IP606 IP607 IP608 IP609 IP610 IP611 IP612 IP613 IP614 IP615 IP616 IP617 IP618 IP619 IP620 IP621 IP622 IP623 IP624 IP625 IP626 IP627 IP628 IP629 IP630 IP631 IP632 IP633 IP634 IP635 IP636 IP637 IP638 IP639 IP640 IP641 IP642 IP643 IP644 IP645 IP646 IP647 IP648 IP649 IP650 IP651 IP652 IP653 IP654 IP655 IP656 IP657 IP658 IP659 IP660 IP661 IP662 IP663 IP664 IP665 IP666 IP667 IP668 IP669 IP670 IP671 IP672 IP673 IP674 IP675 IP676 IP677 IP678 IP679 IP680 IP681 IP682 IP683 IP684</div></div>									


		*Note: The microcode listing is reversed for these bits with respect to the actual PROM pattern.									
		LITRL									
		IS									
		RSRC	TI C	wCTRL	BUS	FPA	(LIS		NEXT		
		IRI C					(KIR				
		M					IX	<-	Reversed	->	*
		13 3 3 313 3 3 313 3 2 212 2 2 212 2 2 211	1	1	1	1	1	1	1	1	1
		19 8 7 615 4 3 211 0 9 817 6 5 413 2 1 019 8 7 615 4 3 211 0 9 817 6 5 413 2 1									
0000-03FF	E86	E80	E74	E68	E62	E56	E50	E44	E38	E32	
0400-07FF	E85	E79	E73	E67	E61	E55	E49	E43	E37	E31	
0800-0BFF	E84	E78	E72	E66	E60	E54	E48	E42	E36	E30	
0C00-0FFF	E83	E77	E71	E65	E59	E53	E47	E41	E35	E29	
1000-13FF	E82	E76	E70	E64	E58	E52	E46	E40	E34	E28	
1400-17FF	E81	E75	E69	E63	E57	E51	E45	E39	E33	E27	

UET COMPONENT LAYOUT



NOTE: For circuit details refer to schematic D-CS-M9313-0-4.

TU58 INTERFACE COMPONENT AND JUMPER LAYOUT




CHAPTER 4

CONFIGURATION AND CABLING




VAX-11/750 SYSTEM CONFIGURATIONS

DUAL RK07 SYSTEM




VAX-11/750 SYSTEM CONFIGURATIONS (CONT)

DUAL RK07 SYSTEM WITH TS11



VAX-11/750 SYSTEM CONFIGURATIONS (CONT)

RM03/TS11 SYSTEM




RM80/TS11 SYSTEM



SYSTEM CABLING DIAGRAMS


TU58 AND FRONT PANEL CABLES



TK-9825

SYSTEM CABLING DIAGRAMS (CONT)


MASSBUS CABLES



7-6-108

SYSTEM CABLING DIAGRAMS (CONT)


UNIBUS CABLES



TK-6437

SYSTEM CABLING DIAGRAMS (CONT)

DZ11 DISTRIBUTION PANEL



MA-0802

DZ11 DISTRIBUTION TERMINALS


Terminal Number	Signal Name
1	REC +
2	REC -
3	XMIT -
4	XMIT +

SYSTEM INTERCONNECTION DIAGRAM



VAX-11/750 POWER SYSTEM (CONT)



VAX-11/750 POWER SUPPLY, PART 1



VAX-11/750 POWER SYSTEM (CONT)

VAX-11/750 POWER SUPPLY, PART 2

875 POWER CONTROLLER



TK-6432

VAX-11/750 POWER SYSTEM (CONT)

The ac power controller panel consists of eight indicators, one circuit breaker, one REMOTE/LOCAL switch, one .12 A (1/8 A) fuse, and two DIGITAL power bus connectors.

AC POWER CONTROLLER PANEL

Indicator	Definition
DC OK	The green DC OK indicator is on when the power system is functioning correctly. It is off if any fault indicator is on in the power supply system.
OVERVOLTAGE	The red OVERVOLTAGE indicator is on when there is an overvoltage condition in the +2.5 V or +5 V power supply. The affected power supply is indicated by its fail indicator being on.
OVERCURRENT	The red OVERCURRENT indicator is on when there is an overcurrent condition in the +2.5 V or +5 V power supply. The affected power supply is indicated by its fail indicator being on.
+5 V FAIL	The red +5 V FAIL indicator is on when there is a malfunction in the +5 V power supply.
+2.5 V FAIL	The red +2.5 V FAIL indicator is on when there is a malfunction in the +2.5 V power supply.
REG FAIL	The red REG FAIL indicator is on when there is a regulator malfunction in the +/-5 V, +12 V, or +/-15 V power supply.
OVER TEMP	The OVER TEMP indicator is on when there is an overtemperature condition in the +5 V or +2.5 V power supply. The indicator is not lit, however, when the system is shut down by an overtemperature condition inside the controller.
POWER	The POWER indicator is on when the ac power cable is plugged into a live ac power source. It is on whether CBI is on or off.


VAX-11/750 POWER SYSTEM (CONT)

REMOTE/LOCAL SWITCH

Position	Definition
REMOTE	This is the normal operating position. Unswitched ac power is applied to the power bus. Switched ac power is controlled by the key operated switch on the CPU front panel.
OFF	No switched ac power can be applied to the system.
LOCAL	Switched ac power is applied to the system regardless of the position of the CPU power keyswitch.
CIRCUIT BREAKER (CB1)	CB1 is the main circuit breaker to the power supply system. When in the ON position, unswitched ac power is applied to the power bus and switched ac power is determined by the position of the REMOTE/LOCAL switch. When in the OFF position, ac power cannot be applied to the power bus.
DEC POWER BUS	<p>There are two DIGITAL power bus connectors: normal and delayed. These connectors provide a POWER UP REQUEST signal that can be interconnected between the H875 power system and remote power systems.</p> <p>There is a half-second delay on delayed power bus connector output J9.</p>

VAX-11/750 POWER SYSTEM (CONT)

H7104 POWER SYSTEM BLOCK DIAGRAM




* ASSEMBLIES RELATED TO H7104 POWER SYSTEM AS CONFIGURED FOR OPERATION WITH THE VAX-11/750

TK-5545

VAX-11/750 POWER SYSTEM (CONT)


AC POWER DISTRIBUTION



TK-4724


VAX-11/750 POWER SYSTEM (CONT)

DC POWER DISTRIBUTION




VAX-11/750 POWER SYSTEM (CONT)

POWER SYSTEM SENSING



VAX-11/750 POWER SYSTEM (CONT)


+2.5 V POWER SUPPLY BLOCK DIAGRAM



TK-4716

VAX-11/750 POWER SYSTEM (CONT)

+5 V POWER SUPPLY BLOCK DIAGRAM



TK-4715

VAX-11/750 POWER SYSTEM (CONT)

APPLYING SYSTEM POWER

Use the following procedure to correctly apply power to the system.

1. Ensure that the CPU's main circuit breaker (CB1) on the ac power controller is off (down).
2. Verify that the two 5 percent margin switches on the power supply are in the center position (up).
3. Place the REMOTE/LOCAL switch on the ac power controller panel in the REMOTE position. The CPU power key lock switch on the front panel should be in the off position.
4. Connect the CPU cabinet ac power cable to the external ac power source. The power phase indicator on the ac power controller should now be on.
5. Move the CB1 circuit breaker to the on position (up).
6. Power can now be applied to the CPU by the key lock switch on the CPU front panel.

CPU CABINET POWER REQUIREMENTS





Single Phase	Nominal	Minimum	Maximum
Vac (RMS)	120	90	128
Phase to neutral	120	90	128
Phase to ground*	120	90	128
Neutral to ground	N/A	N/A	N/A
Hertz	60	47	63
Hertz	50	47	63
Current (amperes)			25.0 A at 90 Vac
Vac (RMS)	240	180	256
Phase to neutral	240	180	256
Phase to ground	N/A	N/A	N/A
Neutral to ground	N/A	N/A	N/A
Hertz	60	47	63
Hertz	50	47	63
Current (amperes)			12.5 A at 180 Vac

CAUTION

Expansion cabinets with separate power cables must be powered from the same ac line phase as the CPU or damage may result to the equipment. Also, systems that are interconnected by cables and share the same logic and/or chassis grounding must share the same phase.

VAX-11/750 POWER SYSTEM (CONT)

STANDARD POWER PLUGS AND RECEPTACLES

120V 30A 1-PHASE	<div><div>W</div><div></div><div>G</div></div> <div>HUBBEL #2611 NEMA # L5-30P DEC # 12-11193</div>	<div><div>W</div><div></div><div>G</div></div> <div>#2610 L5-30R 12-11194</div>
240V 15A 1-PHASE	<div><div>G</div><div></div></div> <div>NEMA # 6-15P DEC # 90-08853</div>	<div><div>G</div><div></div></div> <div>6-15R 12-11204</div>


TK-5997

CHAPTER 5

BOOTSTRAPPING AND OPERATION



VAX-11/750 FRONT PANEL



TK-8873

VAX-11/750 FRONT PANEL (CONT)

CONSOLE PANEL INDICATORS

Indicator	Description
POWER	Indicates that the console subsystem is supplied with correct voltage. The VAX-11/750 processor can lose partial power and still light the LED and allow diagnostic testing.
RUN	The CPU is in program mode, running a main memory program.
ERROR	Glows dimly to indicate a control store (CCS or WCS) parity error. Fully on indicates a double control store parity error and CPU clock stopped.
RESET Switch	Pressing the RESET switch causes the system to perform the action selected by the POWER ON ACTION switch (initializes the processor).
REMOTE D	Power key switch is in the REMOTE or REMOTE SECURE position.
RD FAULT	RDM logic failure. Lights for about ten seconds during console power-up as part of logic self-test.
RD TEST	DDC host computer is performing RD tests.
RD CARRIER	Carrier signal detected from DDC.
Tape Motion	Steady on during a search or rewind. Blinking indicates a read or write is in progress.

VAX-11/750 FRONT PANEL (CONT)

CONSOLE SWITCH FUNCTIONS

Position	Description
Power Key Switch	
OFF	Switched ac power is removed from the system. Unswitched ac power is still applied.
LOCAL	Normal on position. All power is applied and the operator controls the system from the console. Console mode - The operator performs console commands. Program mode - The operator communicates with the system program. CTRL/P and CTRL/D are not passed to the system program but are recognized by the console subsystem.
LOCAL SECURE	Normal operation as for LOCAL except as follows: Console mode - The local terminal and the RESET switch are disabled. Program mode - CTRL/P and CTRL/D are ignored by the console subsystem and are passed to the system program.
REMOTE	System responds only to the remote terminal and to a remote CTRL/P or CTRL/D to change processor states.
REMOTE SECURE	System responds only to the remote terminal and remote CTRL/P or CTRL/D are passed to the system program. The remote operator can enable the system TALK state to communicate with the local operator.

VAX-11/750 FRONT PANEL (CONT)

CONSOLE SWITCH FUNCTIONS (CONT)

Position	Description
----------	-------------

Power-On Action Switch

BOOT	The console subsystem performs a power-up bootstrap of the system on a power-up, a fatal error, or when the RESET switch is pressed. The boot is performed from the device selected by the BOOT DEVICE switch.
------	--

RESTART/BOOT	On a power-fail restart, the CPU microcode initialize sequence checks for a valid restart parameter block (RPB). If the RPB is valid, the program returns to its previous operating state. If not, the system performs a bootstrap sequence from the device selected by the BOOT DEVICE switch.
--------------	---

HALT	The processor halts and no restart is attempted.
------	--

RESTART/HALT	A restart is attempted as for RESTART. If unsuccessful, however, the processor halts.
--------------	---

Boot Device Switch (Typical Devices)


Device A	TU58 Boot ROM
----------	---------------

Device B	System Disk Boot ROM (DB - MASSBUS, DM - UNIBUS)
----------	--

Device C	Alternate Disk Boot ROM
----------	-------------------------


Device D	Spare
----------	-------

CONSOLE BOOTSTRAP FLOW



TK-4719

CONSOLE SUBSYSTEM ACTION ON A BOOT



TK-4372

BOOTSTRAP SEQUENCE

The following steps are required to obtain a running system on a VAX-11/750 processor:

1. The operator powers up the VAX-11/750 system.
2. The VAX-11/750 microcode detects power on and follows the power-on strategy selected by the POWER-ON ACTION switch located on the processor control panel.
 - a. If the microcode cannot perform a restart, it will perform a bootstrap from the default or execute a halt.
 - b. If the machine halts, the microcode program gains control. This program:
 - (1) Issues the console prompt (>>>) at the console terminal
 - (2) Accepts interactive commands to bootstrap the system by means of the default bootstrap device or a user-specified bootstrap device
3. The microcode program looks up and executes the bootstrap device read-only memory (ROM). This ROM is 256 bytes and contains a main routine (at the entry) and a subroutine. The main routine reads block 0 from the bootstrap device and jumps to the boot block entry. The main routine and the boot block routine use the ROM subroutine to read arbitrary blocks from the bootstrap device into memory.
4. The boot block contains the logical block address, size, and entry offset of the program to be executed in the bootstrap process. This program can be either (1) standalone BOOT58, when the bootstrap device is the TU58 console drive, or (2) VMB.EXE, when the bootstrap device is the system disk.
 - a. If the bootstrap operation is performed from the console TU58 tape cassette using standalone BOOT58, the user types BOOT58 commands to set up register input values and to load and start VMB.EXE.
 - b. If the bootstrap operation is performed directly from the system disk using VMB.EXE, the microcode program derives the register input values.

BOOTSTRAP SEQUENCE (CONT)

5. VMB.EXE is the primary bootstrap program. It contains CPU independent code and CPU dependent routines. It also contains a set of primitive non-interrupt-driven drivers for all possible system devices and a primitive file system for locating and reading Files-11 Structure Level 1 and Structure Level 2 files. VMB.EXE performs the following steps:
 - a. Saves the register values and some values calculated from the register values in the restart parameter block (RPB).
 - b. Reads the system identification register to determine the processor type and to select the table of appropriate processor dependent data and subroutines.
 - c. Determines the amount and pattern of memory. A page frame number (PFN) bitmap is constructed. Unless inhibited by a boot flag, memory is tested for gross, uncorrectable parity errors. VMB.EXE constructs, in the RPB, a table indexed by nexus number of all memory controller and I/O adapter types.
 - d. Based on register values, one of the following occurs:
 - (1) A boot block at the designated logical block number (LBN) will be read into memory and given control.
 - (2) A file named [SYSEXE]SYSBOOT.EXE will be read into memory and given control.
 - (3) A file named [SYSMAINT]DIAGBOOT.EXE will be read into memory and given control.
 - (4) A file specified by the user in response to a prompt will be read into memory and given control.
6. SYSBOOT is the standard secondary bootstrap program. It performs initialization suitable for the unmapped environment. SYSBOOT performs the following steps:
 - a. Reads current parameter settings from SYS.EXE.
 - b. Looks up the bootstrap device driver file and stores information about it.
 - c. If register values so indicate, prompts the user to modify current system parameter settings. The user can change the start-up command procedure name and modify system parameters using SET or a previously created parameter file. New parameters become the "current" parameters on the next bootstrap operation.
 - d. Sets up SPT, SYSPHD, SCB, and PFN data structures.
 - e. Reads the resident executive into high physical memory.
 - f. Locates and transfers to INIT code.

BOOTSTRAP SEQUENCE (CONT)

7. The system initialization process consists of four stages: INIT, SYSINIT, STARTUP.COM, and SYSTARTUP.COM.

a. INIT is part of SYS.EXE. It performs the following:

- (1) Enables mapping and sets the PC to system space
- (2) Prints the system announcement message
- (3) If requested by means of the boot flag, stops at the XDELTA breakpoint
- (4) Initializes the system for paging
- (5) Deallocates available physical pages (PFN bitmap set up by VMB) to the free page list
- (6) Initializes the system page table for paged and nonpaged pools
- (7) Initializes I/O adapters using the list of present adapters generated by VMB.EXE. Initialization consists of mapping adapter register space (only the number of pages actually used are mapped) and calling adapter specific routines to allocate and set up data structures and to initialize the adapter hardware. In addition, for UNIBUS adapters, the 8K byte I/O page of the UNIBUS is mapped.

Data structures allocated are:

MASSBUS - adapter control block
 channel request block
 interrupt descriptor block

UNIBUS - adapter control block

- (8) Performs additional process initialization tasks
- (9) Transfers the primitive VMB.EXE system device driver into nonpaged pool and saves the driver entry and boot device control/status register as virtual (rather than physical) addresses in the RPB

BOOTSTRAP SEQUENCE (CONT)

- (10) Loads the CPU dependent code image into nonpaged pool and links it into the system
- (11) Loads the terminal handler into nonpaged pool and connects the interrupt vectors. Loads the driver image for the system device into nonpaged pool, connects its interrupt vector, and derives the name of the system disk. The rule for the system disk device name is as follows:

device name	Examine the primitive driver, where the device name is stored.
-------------	--

controller	The controller designator is "A," "B," or "C" for the first, second, or third occurrence of this kind of adapter. For example, if the adapter of the system device is the second MASSBUS, the controller is B. (Note that for a generally configured system, it is possible to use the AUTOCONFIGURE command procedure to derive the controller name incompatibly with INIT. Therefore, some care is required when configuring multiple controllers of possible system disks across multiple buses.)
------------	--

unit	Passed from VMB.EXE input, register R3.
------	---

- (12) Adds the prologues of the resident drivers (for example, MB, NL) to the prologue list
- (13) Performs initialization of resident drivers
- (14) Moves completion code of INIT into the pool and executes it. The completion code deallocates space occupied by INIT (and optionally XDELTA) to the free page list. The completion code then jumps to the scheduler, which ultimately results in SYSINIT being swapped in and started.

BOOTSTRAP SEQUENCE (CONT)

- b. SYSINIT performs the following:
 - (1) If necessary or requested, prompts for the time of day
 - (2) Writes back system parameters to SYS.EXE
 - (3) Creates some logical names
 - (4) Sets up swapping and paging files
 - (5) Installs the VAX-11 RMS image and system message file as pageable system sections
 - (6) Mounts the system disk (ACP process created)
 - (7) Creates the job controller, OPCOM, and ERRFMT
 - (8) Creates the STARTUP process
 - c. STARTUP reads input from the start-up command procedure, which causes it to:
 - (1) Create logical names
 - (2) Run SYS\$SYSTEM:SYSGEN to configure to I/O system
 - (3) Install known images
 - (4) Invoke [SYSMGR]SYSTARTUP.COM
 - (5) Log out
 - d. SYSTARTUP.COM is an empty command procedure distributed by DIGITAL. The system manager can edit SYSTARTUP.COM to perform site-specific start-up functions.
8. SYSGEN is run by STARTUP or at any other time. SYSGEN:
- a. Provides for dynamic loading of and connecting to drivers. (The operator, null, and mailbox drivers are permanently part of the executive image.)
 - b. Provides for the creation of new parameter files that have an encoded format)
 - c. Creates paging, swapping, and system dump files

BOOTSTRAP SEQUENCE (CONT)

INPUT ARGUMENTS

The general registers receive the following input arguments from the console subsystem.

- R1 - system bus address of a MASSBUS adapter (MBA0 unless otherwise specified in the BOOT command).
- R2 - physical address of the UNIBUS I/O page associated with a UNIBUS adapter (UBI0 unless otherwise specified in the BOOT command).
- R3 - device unit number (0 unless otherwise specified in the BOOT command).
- R5 - software boot control flags (0 unless otherwise specified in the BOOT command).
- SP - <base address + ^X200> of the 64K bytes of good memory.

BOOTSTRAP SEQUENCE (CONT)

SOFTWARE BOOT CONTROL FLAGS

Flag	Hex Value	Function
0	B /1	Conversational boot. Returns the prompt SYSBOOT> to allow alteration of VMS parameter.
1	B /2	Debug. This flag is passed through to VMS and causes the code for the executive debugger to be included in the running system.
2	B /4	Initial breakpoint. If this flag is set, and the executive debugger code is included (flag bit 1), a breakpoint will occur immediately after executive mode enables mapping.
3	B /8	Not used on the VAX-11/750.
4	B /10	Diagnostic boot. This flag causes a boot by file name for the diagnostic supervisor.
5	B /20	Bootstrap breakpoint. This flag causes the bootstrap to stop at a breakpoint after performing necessary initialization.
6	B /40	Image header. If this flag is set, the transfer address from the image header of the boot file will be used. Otherwise, control will transfer to the first byte of the boot file.
7	B /80	Memory test inhibit. This flag inhibits the testing of memory during bootstrapping.
8	B /100	File name. Causes the bootstrap to solicit the name of the boot file.
9	B /200	Halt before transfer. Causes a halt instruction to be executed before transfer to the secondary boot file. This option is useful for debugging.

↓ SYSBOOT.EXE

))) B/10 DEVN :

↓ SYSBOOT> SET START "MIN" 2 BRINGS UP MIN SYSTEM i.e. DISK + CONSOLE

SYSBOOT> CONT (CONTINUE) TO BOOT VMS.

))) B/10 DEVN: BRINGS IN DIAGBOOT.EXE → ECSA.EXE,
DS> DIAGNOSTIC SUPERVISOR MODE

))) B/100 DEVN:

Filename: DIAGBOOT.BE 113

Boot from AUTOMATE
Startup File COPY SYSBOOT.C
TO A NAMED FILE e.g.
DIAGBOOT.CAE

BOOTSTRAP SEQUENCE (CONT)

VMB PRIMARY BOOT FAILURES

BOOT is the program name for VMB.EXE.
The 'F' indicates a fatal error and the type of error is reported.

%BOOT-F-Unknown processor	Indicates that the CPU is not a VAX-11/750 or VAX-11/780. Check SID register; if wrong, CCS module is bad.
%BOOT-F-Unexpected exception	Indicates that one of the following exceptions occurred: <ol style="list-style-type: none">1. Access violation2. Breakpoint op code3. Reserved operand4. T-bit trap5. Page fault (TNV)
%BOOT-F-Unexpected machine check	Indicates that a machine check occurred. Check all apapters using console EXAMINE and DEPOSIT commands. Probably a timeout.
%BOOT-F-Nonexistent drive	Self-explanatory. Check boot command and ensure system disk is drive being booted.
%BOOT-F-Unable to locate boot file	VMB cannot find [SYSEXEC]SYSBOOT.EXE or if bit 4 in R5 is set, VMB cannot find [SYSMAINT]DIAGBOOT.EXE.
%BOOT-F-Bootfile not contiguous	Indicates that [SYSEXEC]SYSBOOT.EXE or [SYSMAINT]DIAGBOOT.EXE is not contiguous on system disk. Recopy or rebuild.
%BOOT-F-I/O error reading boot file	Indicates a problem reading boot file from disk by \$QIO service (VMS system service).

CONSOLE COMMANDS

Command	Description
CTRL/P	Enter console mode, issues >>> prompt.
CTRL/D	Enter RDM console mode, issues RDM> prompt.
>>>E	Examine command
>>>D	Deposit command
Format:	
E [QUALIFIER]<SP>[ADDRESS]<CR>	
D [QUALIFIER]<SP>[ADDRESS]<SP>[DATA]<CR>	
Qualifiers:	<div> <div>/B</div> <div>Set size to byte</div> </div> <div> <div>/W</div> <div>Set size to word</div> </div> <div> <div>/L</div> <div>Set size to longword</div> </div> <div> <div>/P</div> <div>Physical address space</div> </div> <div> <div>/V</div> <div>Virtual address space</div> </div> <div> <div>/I</div> <div>IPR</div> </div> <div> <div>/G</div> <div>GPR</div> </div>
Address: nnnn	Hex number of physical or virtual address
<SP>*	Last address
<SP>+	Next address (deposit only)
<SP>P	PSL
>>>H	Processor halt command
>>>I	Processor initialize command; invalidates TB and cache. Issues processor INIT and UNIBUS INIT.
>>>T	Test command; runs microverify routine.
>>>S nnnn	Start command; performs initialize functions, stores specified hex address in PC, and starts program there.
>>>S<CR>	Start command; performs initialize functions and starts program at current contents of the PC.
>>>C	Continue command; starts program at current contents of the PC without initialize functions.
>>>N	Single-steps the program after the PC is loaded.
>>>B	Boot command; boots from device selected by front panel device switch.

CONSOLE COMMANDS (CONT)

Command Description

Format:

B [QUALIFIER] <SP> [DDCU] <CR>

Qualifiers:	/X	Inhibit running of microverify.
	/hex number	Stores boot control flags in R5.
	DD	Device
	C	Adapter code
	U	Unit number

Examples:

```
>>>B DDCU      Boot device specified by DDCU.

>>>B/X DDCU    Boot device specified by DDCU and inhibit
                microverify.

>>>B/n DDCU    Pass four-digit hex number to R5 and boot
                device specified by DDCU.

>>>D/G/L F 1000      Stores 1000 in PC.
>>>D/P 1000 001234EF Stores longword of code in 1000.
>>>E/I 25           Examines cache disable register.
>>>I               Performs processor initialize.
>>>B/10/X DMA0      Boots diagnostic supervisor from
                    DMA0, without microverify.
```

```
>>>X      Binary load/unload command; reserved for use by
            manufacturing for automated test device (APT) that
            communicates with the console to transfer data
            between itself and memory.
```

Binary Load:

```
>>>X<SP>[ADDRESS]<SP><0'COUNT><CR><CHKSUM1>[DATA]<CHKSUM2>
```

Address	Starting address of the load
Count	Number of bytes to be transferred (unsigned 30-bit hex number, bit <31> is a zero)
CHKSUM1	Two's complement checksum of the command string
Data	Bytes of binary data
CHKSUM2	Two's complement checksum of the data

Binary Unload:

```
>>>X<SP>[ADDRESS]<SP><1'COUNT><CR><CHKSUM>
```

Address	Starting address of the unload
Count	Number of bytes to be transferred (unsigned 30-bit hex number, bit <31> is a one)
CHKSUM	Two's complement checksum of the command string

CONSOLE COMMANDS (CONT)

CONSOLE COMMAND ERROR CODES

Code	Description
?20	Memory examine or deposit failed: access violation (ACV), translation not valid (TNV), machine check, bus error, TB parity error, CCS/WCS parity error.
?11	Error in accessing IPR or PSL
?30	Checksum error on APT load or unload
?33	Attempt to boot from unrecognized device (DM, DL, DD, or DB)
?34	Controller not A, B, C, or D in BOOT command

CONSOLE HALT CODES

Code	Description
01	Test console command executed
02	CTRL/P halt or single macroinstruction mode (>>>N)
04	Interrupt stack not valid
05	Double bus write error halt
06	Processor halt instruction executed (>>>H)
07	Vector <1:0> = 3, halt at vector
08	Vector <1:0> = 2, WCS disabled or not present
0A	Change mode instruction executed on interrupt stack
0B	Change mode instruction executed, vector <1:0> not = 0

BOOT, POWER-UP, AND INITIALIZATION HALT CODES

Code	Description
06	Halt instruction on console boot command, boot ROM, or VMB.EXE failed
11	Power-up, cannot find RPB, FPS1 at RESTART/HALT
12	Power-up, warm start flag false FPS1 at RESTART/HALT
13	Power-up, cannot find good 64KB of memory
14	Power-up and boot, bad or nonexistent boot ROM
15	Power-up, cold start flag set during boot subroutine
16*	Power-up halt FPS1 at HALT position
FF	Microverify test failure

*Normal halt.

CONSOLE COMMANDS (CONT)

MICROVERIFY ERROR CODES

Code	PC+2	Test Name/Error Message
'@'		BBUS, WBUS test
	000	Bad bit in DREG or SUPROT
	001	Bad bit in RBUS or WBUS
'C'		MBUS test
	031	Bad bit in QREG
	032	Bad bit in MBUS
'E'		Scratch pad bit test
	051	Error clearing RTEMP
	052	Error filling RTEMP with ones
	054	Error clearing GPR
	057	Error filling GPR with ones
	058	Error clearing IPR
	05B	Error filling IPR with ones
	05D	Error clearing MTEMP
'F'	05E	Error filling MTEMP with ones
		MTEMP explicit address test
	061	Error addressing MTEMP0
	062	Error addressing MTEMP1
	064	Error addressing MTEMP2
	067	Error addressing MTEMP4
	068	Error addressing MTEMP8
'I'		RTEMP explicit address test
	091	Error addressing RTEMP0
	092	Error addressing RTEMP1
	094	Error addressing RTEMP2
	097	Error addressing RTEMP4
	098	Error addressing RTEMP8
'J'		IPR explicit address test
	0A1	Error addressing IPR0
	0A2	Error addressing IPR1
	0A4	Error addressing IPR2
	0A7	Error addressing IPR4
	0A8	Error addressing IPR8
'L'		GPR explicit address test
	0C1	Error addressing R0
	0C2	Error addressing R1
	0C4	Error addressing R2
	0C7	Error addressing R4
	0C8	Error addressing R8
	0CE	Error addressing dual port

CONSOLE COMMANDS (CONT)

MICROVERIFY ERROR CODES (CONT)

Code	PC+2	Test Name/Error Message	
'O'		XB/IR/OSR bit test] <i>1110</i> <i>PC+2</i> <i>0F4</i>
	0F1	Error in XB<31:0>	
	0F2	Error in XB<63:32>	
	0F4	Error in IR	
	0F7	Error in OSR	
'Q'		Source XB PC increment test] <i>1110</i>
	111	Error sourcing one byte from XB	
	112	Error sourcing 2 bytes from XB or Incrementing PC by 1	
	114	Error sourcing an unaligned longword or incrementing PC by 2	
	117	Error incrementing PC by 4	
'R'		RNUM/DSIZE test] <i>1110/1111</i>
	121	Error reading DSIZE ROM operand 1	
	122	Error loading/reading RNUM	
	124	Error reading DSIZE ROM operand 2	
	127	Error loading/reading RNUM	
	128	Error reading DSIZE ROM operand 3	
	12B	Error loading/reading RNUM	
	12D	Error reading DSIZE ROM operand 4	
	12E	Error loading/reading RNUM	
'T'		RNUM/DSIZE test continued] <i>1110/1111</i>
	141	Error reading DSIZE ROM operand 5	
	142	Error loading/reading RNUM	
	144	Error reading DSIZE ROM operand 6	
'X'		Cache parity error test] <i>1110/1111</i>
	181	Failed to get cache parity error	
	182	Bad machine check error summary register	
	184	Bad cache error register	
'['		TB parity error test] <i>1110/1111</i>
	1B1	Failed to get group 0 TB parity error	
	1B2	Bad TB group parity error register	
	1B4	Bad machine check error summary register	
	1B7	Failed to get group 1 TB parity error	
	1B8	Bad TB group parity error register	
	1BB	Bad machine check error summary register	
'J'		Control store parity error test] <i>1110/1111</i>
	1D1	Failed to get control store parity error	
	1B2	Error in control store parity error	
'^'		Cache test] <i>1110</i>
	1E1	Error filling cache with ones. Location not initially = 0	
	1E2	Error filling cache with ones.	
		Unable to write ones	

BOOT58 COMMANDS

The following is a description of the commands that can be entered to the standalone BOOT58 program. They are listed in alphabetical order.

BOOT

B[device-name]

Boostraps the system from the specified device. If you omit the device name, the system is bootstrapped using the default bootstrap command procedure (DEFBOO.CMD). Note that you cannot enter the name of a command procedure to the BOOT command and you cannot specify this command within a command procedure.

DEPOSIT

D[loc-qual,size-qual] location value

Deposits a value in the specified location. The location is interpreted according to the location and size qualifiers. The location qualifier can be expressed as follows:

- /G general register
- /I internal process register
- /P physical memory

The size qualifier can be expressed as follows:

- /B byte
- /W word
- /L longword

If you do not specify the location and size qualifiers, the default values established by a previous command are used.

BOOT58 COMMANDS (CONT)

EXAMINE

E[loc-qual,size-qual] location

Displays the contents of the specified location. The location is interpreted according to the location and size qualifiers. The location qualifier can be expressed as follows:

- /G general register
- /I internal process register
- /P physical memory

The size qualifier can be expressed as follows:

- /B byte
- /W word
- /L longword

If you do not specify the location and size qualifiers, the default values established by a previous command are used.

HELP

Displays the BOOT58 help file at the console terminal. You cannot specify this command within a command procedure.

LOAD

LO file-spec [/START:address]

Loads a file from the bootstrap device into memory, starting at the address specified with the /START qualifier. If you omit the /START qualifier, the file is loaded into memory beginning at the first free address.

START

S value

Transfers control to the value specified. You generally use this command with the LOAD command.

@file-spec

Executes the name of the command procedure specified. You cannot specify a command procedure file-spec of more than six characters, nor can you specify nested command procedures.

CHAPTER 6

RDM AND MICRODIAGNOSTICS



RDM INSTALLATION

RDM HARDWARE

The following hardware is supplied with the indicated RDM options.

Option	Hardware (One Each)	Usage
KC750-CA	RDM module - L0006 Freestanding modem Diagnostic kit Filtered interface cable (70-16921) Modem interface cable (BC05D-25) KC750 Options User Guide (EK-KC750-UG)	U.S.
KC750-DA	RDM module - L0006 Diagnostic kit Filter interface cable (70-16921) KC750 Options User Guide (EK-KC750-UG) (Modem and cable supplied by customer)	Foreign

PREINSTALLATION

The following items must take place before installation of the RDM.

1. The customer's system configuration must be evaluated and a system configuration worksheet supplied to the DIGITAL Diagnostic Center (DDC).
2. The customer (U.S. only) must furnish the telephone company with the following information on the modem to be used.
 - a. Model number
 - b. Manufacturer's number
 - c. Ringer equivalence number*
 - d. FCC registration number*
 - e. Voice jack direct-connect type receptacle
 - f. Telephone number of line/RJ11C if already installed

*To be supplied by the DIGITAL district office.

RDM INSTALLATION (CONT)

INSTALLATION PROCEDURE

The following is the procedure for installing the RDM module and hardware.

1. Perform an orderly shutdown of the operating system, then power down the system by turning the console power key switch to OFF.
2. The RDM module is supplied with the remote port baud rate set to 300 baud by jumpers on the module. Earlier modules had a switchpack in the location currently occupied by the jumpers.

The baud rate is selected by jumpers W4, W5, W6, W7 (or by switch positions E190-1 through 4) as shown below.

In Europe, remove jumper W-3 on the opposite end of the module from the baud rate jumpers.

Baud Rate	W4 or E190-1	W5 or E190-2	W6 or E190-3	W7 or E190-4
300	On	On	Off	On
400	Off	On	Off	On
600	On	Off	Off	On
1,200	Off	Off	Off	On
2,400	On	On	On	Off
3,600	Off	On	On	Off
4,000	On	Off	On	Off
4,800	Off	Off	On	Off
7,200	On	On	Off	Off
9,600	Off	On	Off	Off
19,200	On	Off	Off	Off

3. Install the L0006 module in slot 6 of the extended hex backplane.

Refer to the RDM and modem cabling illustrations for the next steps.

4. On the pin side of the CPU backplane, carefully move the following cables from the left side of slot 6 (odd numbered pins) to the right side of slot 6 (even numbered pins), keeping the same vertical placement.
 - a. Front panel cable (row A)
 - b. TU58 cable (row B)
 - c. Console cable (row C)

CAUTION

Make sure there are two open pins between the console cable and the console baud rate plugs.

RDM INSTALLATION (CONT)

5. Plug the RDM filtered cable assembly (70-16921) into the bottom 22 pins of set C on the right side of slot 6. Attach the assembly to the backplane so that pin 1 is on top and pin 22 is on the bottom (pin C06-92).

CAUTION

When installing this cable, be sure that it is connected properly and that the two bottom pins C06-93 and C06-94 are left unconnected.

6. Attach the filtered cable assembly to the I/O port panel using two 6-32 Kepnuts provided with the cover plate.
7. Attach the asset tag around the filtered cable using the tie strap and tighten it to prevent movement of the tag.
8. Plug the modem cable cinch plug into the RDM filtered cable connector in the I/O port panel and secure.
9. Route the modem cable as necessary and connect it to the modem. The U.S. modem is a freestanding unit that requires a 115 Vac power source.

CAUTION

Modem ac power must not come from the VAX-11/750 internal power distribution system. This violates UL regulations and cabinet power integrity.

INSTALLATION VERIFICATION

Use the following procedure to verify RDM operation.

1. Mount diagnostic software and scratch media.
2. Power up the system by turning the boot device switch to A, the power-on action switch to HALT, and the power key switch to LOCAL.
3. Observe the RDM power-up self-test. After power-up, the fault indicator should turn on for about ten seconds. Inspect the installation if the fault indicator does not turn on or does not turn off, or if there is no console printout or error message with the SYS, ROM, or RAM code. If the installation is correct, remove the RDM. Install another RDM or return the cables to their original positions.

RDM INSTALLATION (CONT)

If the power-up test is successful, the console terminal prints the following.

```
% %  
00000000 16  
>>>
```

4. Perform the RDM installation tests described later in this chapter yourself or ask the DDC by telephone to perform an installation verification.
5. For remote testing by the DDC, turn the console power key switch to REMOTE.
6. Check with the DDC from the console terminal or by telephone for results of the verification.

RDM REMOVAL

Removing the RDM is the reverse of the installation procedure. If removal is temporary, only installation steps 1 through 4 need to be performed in reverse. The modem cables and connectors are left in place.

CAUTION


Always power down the system before installing or removing the RDM.

INSTALLATION OUTSIDE THE UNITED STATES

DIGITAL does not provide modems with RDM options outside the United States. The standard practices and procedures of a given country must be followed to obtain a modem there. Refer to the KC750 Options Installation Guide (EK-KC750-IN) for specifications on modems that work with the RDM.

RDM INSTALLATION (CONT)


RDM CABLING



TK-9872

RDM INSTALLATION (CONT)


FILTERED CABLE INSTALLATION



MA-5529

RDM INSTALLATION (CONT)

MODEM CABLING



MA-2791A

RDM INSTALLATION (CONT)

RDM/MODEM SIGNALS

RDM Pin	70-16921 Cable Conn. Pin	EIA (RS232-C) Signal Name	EIA Abbr.	EIA Circuit
C0671	1	Protective Ground	GND	AA
C0672	7	Signal Ground	GND	AB
C0678	2	Transmitted Data	TXD	BA
C0680	3	Received Data	RXD	BB
C0690	4	Request to Send	RTS	CA
C0688	5	Clear to Send	CTS	CB
C0686	6	Data Set Ready	DSR	CC
C0682	20	Data Terminal Ready	DTR	CD
C0692	22	Ring Indicator	RI	CE
C0684	8	Carrier Detect	CD	CF
	(Unused)	Force Busy	FB	CN

SELECTED CPU BACKPLANE SIGNALS

Pin Signal Name

Local Terminal

C0624	Ground
C0634	RDM terminal serial out to TU58 serial in
C0632	RDM terminal serial in to TU58 serial out
C0645	Console baud rate A L
C0646	Console baud rate B L
C0649	Console baud rate C L
C0650	Console baud rate D L

TU58

B0686	TU58 serial out (signals between TU58 and RDM)
B0688	TU58 serial in (signals between TU58 and RDM)
B0685	EIA TU serial out L (signals between RDM and CPU)
B0687	EIA TU serial in L (signals between RDM and CPU)

Front Panel

A0601 The front panel cable is plugged into set A (top half) with cable pin 1 on top connecting to A0601.

RDM Specific

C0673	RDM SA CLK L (drive)
C0675	SA ST/SP L (drive)
C0674	RDM RESET L (receive)
C0681	RDM MATCH PULSE (receive)

RDM INSTALLATION TESTS

The following series of tests should be run in the order given.

VAX CPU TEST

To verify CPU operation after the RDM has been installed, mount the TU58 tape that contains the EVKAA diagnostic and type the following.

```
D/I 25 1<RET>
B<RET>
```

Cache is disabled and the tape motion indicator for the TU58 should blink or stay on for about two minutes while EVKAA is loaded. The diagnostic runs repeatedly until it is stopped by CTRL/P. The following dialogue summarizes the procedure.

```
>>>D/I 25 1<RET>
>>>B<RET>
%%
```

```
EVKAA - 4.0 done!
EVKAA - 4.0 done!
CTRL/P
0000 nnnn 02
>>>
```

In this dialogue, n stands for some number. The EVKAA diagnostic should run at least twice before being stopped. (CTRL/P may have to be typed more than once to stop EVKAA.)

Next, use the VAX firmware to write and read test data with VAX memory locations. Type the following to load memory.

```
>>>D/P/L 0 0<RET>
>>>D + FFFFFFFF<RET>
>>>D + AAAAAAAAAA<RET>
>>>D + 55555555<RET>
>>>D 2FFFC 12345678<RET>
>>>D + 87654321<RET>
```

Then, type the following to examine memory.

```
>>>E 0<RET>
P      00000000      00000000
>>>E<RET>
P      00000004      FFFFFFFF
>>>E<RET>
P      00000008      AAAAAAAA
>>>E<RET>
P      0000000C      55555555
>>>E 2FFFC<RET>
P      0002FFFC      12345678
>>>E<RET>
P      00030000      87654321
```

If the examined data does not agree with the deposited data, the test has failed.

RDM INSTALLATION TESTS (CONT)

VAX MEMORY BUS TEST

This test verifies the ability of the RDM hardware to read and write data with VAX memory. (The VAX CPU test should be run before this test.)

To run the test, first enter the RDM console state as follows.

```
>>>CTRL/D
RDM>
```

Examine VAX memory.

```
RDM>E 0<RET>
P      000000      00000000
RDM>E<RET>
P      000004      FFFFFFFF
RDM>E<RET>
P      000008      AAAAAAAA
RDM>E<RET>
P      00000C      55555555
RDM>E 2FFFC<RET>
P      02FFFC      12345678
RDM>E<RET>
P      030000      87654321
```

Deposit to memory.

```
RDM>D 0 FFFFFFFF<RET>
RDM>D + 0<RET>
RDM>D 2FFFC 55AA55AA<RET>
RDM>D + AA55AA55<RET>
```

Reexamine memory.

```
RDM>E 0<RET>
P      000000      FFFFFFFF
RDM>E<RET>
P      000004      00000000
RDM>E 2FFFC<RET>
P      02FFFC      55AA55AA
RDM>E<RET>
P      030000      AA55AA55
RDM>
```

If the data read from memory is not the same as data written into memory, the test has failed.

RDM INSTALLATION TESTS (CONT)

VAX CONTROL STORE PARITY CHECK

This test exercises the RDM's ability to know whether the VAX clock is running, to stop the VAX clock, and to check VAX control store parity. (The VAX memory bus test should be run before this test.)

If the RDM is working properly, it refuses to check VAX control store parity while the VAX clock is running. In order to see if the RDM can detect the VAX clock, ask it to do a parity check while the VAX clock is running.

```
RDM>PAR<RET>
      CLK RUNNING
RDM>
```

Check that the RDM can stop the VAX clock.

```
RDM>STO<RET>
      CLK STOPPED CSAD 096n      NEXT 096n
```

In this dialogue, n stands for some number.

Now test the RDM's ability to check the VAX control store parity. (An error has been preset at microaddress 17FD.)

```
RDM>PAR 0<RET>
      PARITY ERROR CSAD 17FD
RDM>
```

If any other address appears in the dialogue, a parity error has been detected in that address of the VAX control store.

MICROBREAK POINT AND TRACE

This test exercises the RDM logic that stops the VAX clock when the CPU executes the microinstruction at a preset microaddress called the microbreak point. The test also exercises the RDM's ability to trace VAX control store addresses. A trace is a listing of the CS addresses of the last 65 microinstructions executed, in the order of their execution. (The VAX control store parity check should be run before this test.)

First, initialize the CPU as follows.

```
RDM>RET<RET>
%%
00000000 16
>>>CTRL/D
RDM>
```

RDM INSTALLATION TESTS (CONT)

Set the microbreak point.

```
RDM>SE A2B<RET>
RDM>
```

This microbreak point happens to be the address of the CPU's carriage return microinstruction. When the CPU does a carriage return, the RDM should then stop the CPU clock.

Return to the VAX console state. The CPU does a carriage return in the process.

```
RDM>RET/D<RET>
CLK STOPPED CSAD 0A2B      NEXT nnnn
```

Where n is some hexadecimal number and NEXT indicates the address of the next instruction to be executed.

Next check that the RDM does a VAX control store trace.

```
RDM>TR<RET>

CSAD      0A2B      NEXT nnnn
CSAD      nnnn
CSAD      nnnn
...
CSAD      0965
CSAD      0964
CSAD      0966
CSAD      0964
CSAD      0966
...      ...
```

Sixty-five microaddresses should be displayed in all. In the above dialogue, an ellipsis (...) shows that a continuation of address printouts takes place. Also, n represents some hexadecimal number and NEXT is the address of the next microinstruction to be executed.

Note that the address of the last microinstruction executed (0A2B) is the address of the carriage return microinstruction. The addresses 0964 and 0966 are the loop in which the CPU waits for a carriage return.

RDM INSTALLATION TESTS (CONT)

MICRODIAGNOSTIC RUN TEST

The most RDM hardware is tested when a microdiagnostic is run on the VAX. Before beginning the test, make sure the system is in the RDM console state. The microdiagnostic used here is the data path module (DPM) microdiagnostic ECKAA. Mount the TU58 tape with this program in the VAX front panel. Use the following dialogue to load the microdiagnostic into RDM memory and run it twice.

```
RDM>TE/C<RET>
MIC>DI PA:2<RET>

ECKAA-V02.00 DPM-V02.00
01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D,
0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A,
1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23,
END OF PASS 01

DPM-V02.00
01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, 0C, 0D,
0E, 0F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A,
1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23,
END OF PASS 02


MIC>RET<RET>
RDM>
```

Note that the MIC> prompt is displayed when the system is in the microdiagnostic state.

If the printout is not the same as the one just given and the test has been performed correctly, replace the RDM with a spare. If a spare is not available, remove the existing RDM and return the backplane cables to their original positions.

RDM COMMANDS

RDM TROUBLESHOOTING FLOW



TX-4720

RDM COMMANDS (CONT)

RDM CONTROL KEY FUNCTIONS

Key	Function
CTRL/D	Enter RDM console command mode
CTRL/P	Enter CPU console command mode
CTRL/U	Abort current command line
CTRL/O	Inhibit printouts during diagnostic test
CTRL/R	Retype current command line
CTRL/C	Cancel current function (halts REP or R command)
CTRL/S	Disable CPU output to active terminal
CTRL/Q	Enable CPU output to active terminal

RDM CONSOLE COMMANDS

Command	Function
RDM>E	Examine - uses the following command switches: E/B <ADDRESS> Data size is byte E/W <ADDRESS> Data size is word E/L <ADDRESS> Data size is longword E/C <ADDRESS> Examines RDM status registers and RAM addresses in the range of 8000 to 8FF8 E/N or E + Examines next address E - Examines previous address E * Uses data last examined or deposited as the address
RDM>D	Deposit - uses the following command switches: D/B <ADDRESS> <DATA> Data size is byte D/W <ADDRESS> <DATA> Data size is word D/L <ADDRESS> <DATA> Data size is longword D/N or D + <DATA> Deposits data in next address D - <DATA> Deposits data in previous address D * <DATA> Uses data last examined or deposited as the address
RDM>INI	Initialize - simlates a power-fail sequence to recover CPU from a hung condition. Asserts ACLO and DCLO signals. (May be used with R command to troubleshoot power-fail recovery problems.)
RDM>RET	Return - switches system from RDM console/command mode to CPU program mode. Stop-on-micromatch, if set, is disabled.
RDM>RET/D	Return/D - switches system from RDM command mode to RDM control mode. System is at prompt level of the program but, unlike CPU program mode, CTRL/D returns the system to RDM console mode whether the CPU is running or not. Stop-on-micromatch, if set, remains enabled.

RDM COMMANDS (CONT)

RDM CONSOLE COMMANDS (CONT)

Command	Function
RDM>TA	Talk - enables talk mode between local and remote terminal during an RD session.
RDM>SH	Show - displays 8085 CPU operating states.
RDM>SH/V	Show version - displays current revision level of the firmware running in the RDM.
RDM>REP	Repeat - continually repeats last command given until CTRL/C is typed. (CTRL/O stops output to terminal.)
RDM>R <COMMAND>	Repeat next - continually repeats specified command until CTRL/C is typed. (CTRL/O stops output to the terminal.)
RDM>PAR <ADDRESS>	Parity scan - runs CCS parity check from the specified starting address. Stops at preset error address 17FD if no error is found. CPU clock must be stopped to use this command. WCS may be checked by specifying addresses 2000 through 2400 (WCS must be loaded after power-up).
RDM>STO	Stop - stops CPU clock.
RDM>STE	Step - steps through one microinstruction on an M clock tick. Displays address of microinstruction currently latched in CPU and address of the next microinstruction.
RDM>STE/T	Step tick - advances microinstruction by one B clock tick. Displays current address latched in CPU and data to be latched on the next M clock tick.
RDM>CON	Continue - restarts the CPU clock.
RDM>TR	Trace - displays in reverse order the control store addresses stored in the RDM diagnostic control store (DCS). CTRL/C or CTRL/D halts display of the 65 stored addresses. CPU clock must be stopped to use this command.
RDM>UA <ADDRESS>	Microaddress - halts the CPU and latches selected microaddress in CCS latches. CPU then restarts and checks parity on the address data. (May be used with R command for scope loop.) Stop-on-micromatch function, if set, is disabled.

RDM COMMANDS (CONT)

RDM CONSOLE COMMANDS (CONT)

Command	Function
RDM>UA/C <ADDRESS>	Microaddress/C - temporarily places selected microaddress on CSS address lines until next M clock tick. Used to isolate failures in the CCS latching mechanism. CPU program flow is not changed. Stop-on-micromatch function, if set, is disabled.
RDM>SE <ADDRESS>	Set - enables stop-on-micromatch function. CPU clock is stopped when the CCS address bus equals the selected address. TR command is then used to trace path taken by the CPU to reach that point in the CCS.
RDM>CL	Clear - disables stop-on-micromatch function.
RDM>LIN	Link - used to create executable control file in the RDM RAM with the LNK> prompt. CTRL/C exits file or PER command causes it to execute until CTRL/C is given. Link list is destroyed if system is powered down or if the RET, RET/D, or any TE command is given.
RDM>PER	Perform - causes link list to be continuously executed until CTRL/C is given.
RDM>LO <FILENAME><SP>[ADDRESS]	Load - reads the specified file from TU58 to main memory, starting the load at the specified address. May be used to load files if CPU does not have the functionality to do so, or if the file is not properly hooked to an RT11 boot block. RDM needs only the CPU base clock to achieve the load.
RDM>TE	Test - loads the microdiagnostic monitor (MICMON) from TU58 to RDM RAM and runs microdiagnostic tests. Testing is canceled if an error is detected or CTRL/C is typed. MICMON then switches to the command state, giving the MIC> prompt.
RDM>TE/C	Test-command - loads MICMON as for TE but places it in the command state with the MIC> prompt.
RDM>TE <FILENAME>	Test-file - loads user-specified program into RDM RAM and runs it. The file name must consist of six characters and the file type of three. For example: RDM>TE MICMON.TST<CR>

RDM COMMANDS (CONT)

RDM CONSOLE ERROR CODES

Code	Description
------	-------------

TU58 Function Errors

TAP:01	Tape UART - Device timeout
TAP:02	Tape UART - Error from UART
TAP:03	Tape UART - Data set ready dropped
TAP:04	Tape UART - Receive overflow
TAP:05	Tape checksum error received
TAP:06	Tape byte count maximum exceeded
TAP:07	Tape no end packet (invalid operation code)
TAP:08	Tape invalid packet received
TAP:09	Tape file not found
TAP:12	Tape directory error
TAP:13	Tape flag received (not command or data)
TAP:14	Tape read length error (not all records fit)
TAP:C9	Tape bad record number
TAP:D0	Tape bad operation code
TAP:DF	Tape motor stopped
TAP:E0	Tape block not found
TAP:EF	Tape data check error
TAP:F5	Tape write protocol error
TAP:F7	Tape cartridge not present
TAP:F8	Tape bad unit number
TAP:EE	Tape partial operation (end of medium)
TAP:FF	Tape diagnostic failure

Console Terminal Errors

TRM:01	Terminal UART - Device timeout
TRM:02	Terminal UART - Error from UART
TRM:03	Terminal UART - Data set ready dropped
TRM:04	Terminal UART - Receive overflow
TRM:0A	Terminal CTRL/C received
TRM:0B	Terminal command input buffer overloaded
TRM:0C	Terminal CTRL/D received
TRM:0D	Terminal command input larger than buffer
TRM:0E	Terminal remote line CRC error

RDM COMMANDS (CONT)

RDM CONSOLE ERROR CODES (CONT)

Code	Description
CMI Errors	
CMI:00	Nonexistent memory
CMI:01	Corrected read data
CMI:02	Read data substitute
General Errors	
SYNTAX ERROR	Error entering console command
INVALID COMMAND	RDM does not recognize command
ROM	ROM failed RDM power-up self test
RAM	RAM failed RDM power-up self test
RDM:10	Operation already in progress
RDM:11	Invalid operation code in macro
REM:01	Remote UART - Device timeout
REM:02	Remote UART - Error from UART
REM:03	Remote UART - Data set ready dropped
REM:04	Remote UART - Receive overflow
CPU:01	CPU UART - Device timed out
CPU:02	CPU UART - Error received from UART
CPU:03	CPU UART - Data set ready dropped
CPU:04	CPU UART - Receive overflow

VAX-11/750 DIAGNOSTICS

VAX-11/750 diagnostic programs are available under the following levels of operation.

- Level 1 - VMS operating system based diagnostic programs that run without the diagnostic supervisor.
 - UETP, ERRLOG, SPEAR, SDA
- Level 2R - Diagnostic supervisor based programs - any diagnostic that requires a VMS based driver.
 - Peripheral diagnostics not supported by the supervisor in the standalone mode
 - System diagnostic control program
- Level 2 - Diagnostic supervisor based programs that can be run on-line under VMS or in the standalone mode.
 - Bus interaction program
 - Formatter and reliability-level peripheral diagnostics
- Level 3 - Diagnostic supervisor based programs that can only be run in the standalone mode.
 - Functional-level peripheral diagnostics
 - Repair-level peripheral diagnostics
 - CPU cluster diagnostics
- Level 4 - Standalone macrodiagnostics that run without the supervisor.
 - Hardcore instruction test (tests the basic CPU functions necessary to run the supervisor)
- Level 5 - Console based diagnostics that run only in the standalone mode.
 - Microdiagnostics
 - Console operating program
 - Microverify program

VAX-11/750 DIAGNOSTICS (CONT)

Device	Name	Level	Description	TU58 Cassette Number
	ECSAA	3	Diagnostic Supervisor	6,17
	ECKAA	5	Microdiagnostic Monitor	1,2
KA750	ECKAB	5	Micro Data Path Module (DPM)	1
	ECKAC	5	Micro Memory Interface (MIC)	2
	ECKAL	4	Cache/Translation Buffer	5
	EVKAA	4	VAX Hardcore Instruction (Bootable)	7,17,32,37
	EVKAB	2	VAX Architectural Instruction	8,32
(FP750)	EVKAC	2	VAX Floating-Point Instruction	8
	EVKAD	2	VAX Compatability Mode Instruction	8
	EVKAE	3	VAX Privileged Architectural Instruction	8
KC750	ECKAF	5	VAX RDM Microdiagnostic	1
MS750	ECKAM	3	VAX-11/750 Memory	5
	EVKAM	2R	VAX Memory User Mode	8
TU58	ECKAX	3	VAX-11/750 Cluster Exerciser	5
	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,39
RH750	ECCAA	3	VAX-11/750 MASSBUS Adapter (MBA)	6,17,33
(DW750)	ECCBA	3	VAX-11/750 UNIBUS Interface (UBI) and Second UNIBUS (SUB)	6,17,33
RK07	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
	EVRAC	2	VAX Disk Formatter	9
	EVREA	3	VAX RK611 Controller Part A	11
	EVREB	3	VAX RK611 Controller Part B	11
	EVREC	3	VAX RK611 Controller Part C	12
	EVRED	3	VAX RK611 Controller Part D	12
	EVREE	3	VAX RK611 Controller Part E	12
	EVREF	3	VAX RK06/07 Functional Part 1	13
	EVREG	3	VAX RK06/07 Functional Part 2	13

NOTE: Refer to the microfiche VAX diagnostic listing index (EVNDX) for the current diagnostic revision and TU58 cassette numbers.

VAX-11/750 DIAGNOSTICS (CONT)

Device	Name	Level	Description	TU58 Cassette Number
RL02	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39 22
	EVRFA	3	RL02 Subsystem Functional	
RM03/	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
RM05	EVRAC	2	VAX Disk Formatter	9
	EVRDA	3	VAX RM03/05/80 Diskless	14
	EVRDB	3	VAX RM03/05 Functional	14
RM80	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
	EVRDA	3	VAX RM03/05/80 Diskless	14
	EVRAA	3	RM80 Formatter	16,39
	EVRGB	3	RM80 Functional	16
RP04/	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
RP05/	EVRAC	2	VAX Disk Formatter	9
RP06	EVRBA	3	VAX RP04/05/06 Functional	22
	EVRCA	3	VAX DCL/RP04/05/06 Repair	22
RP07	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
	EVRAC	2	VAX Disk Formatter	9
	EVRHA	3	RP07 Front End	25
	EVRHB	3	RP07 Functional	25
	EVRHC	3	RP07 Dual Port Controller	25
RX02	EVRAA	2	VAX RP/RK/RM/RX/TU58 Data Reliability	9,38,39
	EVRAC	2	VAX Disk Formatter	9
	EVRIA	3	VAX RX02 Subsystem Repair	22
TS11	EVMAA	2	VAX Magtape Data Reliability	15
	EVMAA	3	VAX TS11 System Repair	15
TE16/	EVMAA	2	VAX Magtape Data Reliability	15
TU45/	EVMAA	3	VAX TE16,TU45/77 Drive Function	15
TU77	EVMAA	3	VAX TE16,TU45/77 Control Logic	15
TU78	EVMAA	2	VAX Magtape Data Reliability	15
	EVMAA	3	TM78/TU78 Control Logic	24

NOTE: Refer to the microfiche VAX diagnostic listing index (EVNDX) for the current diagnostic revision and TU58 cassette numbers.

MICROMONITOR (MICMON) COMMANDS

Command	Function
MIC>RE	Return - system leaves MICMON and returns to RDM command mode.
MIC>DI	Diagnose - performs TU58 diagnostics from the RDM diagnostic control store (DCS).
MIC>DI PA:<PASS-COUNT>	Diagnose - initializes program control flags and starts execution loop of test programs in DCS for specified number of passes.
MIC>DI TE:<TEST-NUMBER> or MIC>DI TE:<TEST-NUMBER>:<TEST-NUMBER>	Diagnose - executes specified test or range of tests.
MIC>DI TE:<TEST-NUMBER> CO	Diagnose - continually executes specified test until stopped by an error or CTRL/C.
MIC>DI DM	Diagnose - runs diagnostic module ECKAF.EXE.
MIC>CO	Continue - restarts DCS test following error or CTRL/C.
MIC>LO	Loop - sets loop flag and loops on a program detected and reported error.
MIC>SE FL xx	Set flag - sets specified program control flag.
MIC>CL FL xx	Clear flag - clears specified program control flag.
MIC>SH FL	Show flags - displays current states of the program control flags.
MIC>SH V	Show VBUS - displays current signal states on the visibility bus (VBUS).
MIC>SE SO:<DCS-ADDRESS>	Halts execution of DCS program at specified address.

MICROMONITOR (MICMON) COMMANDS (CONT)

Command	Function
MIC>SE ST CY	Steps through DCS microinstructions on M clock cycle.
MIC>SE ST TI	Steps through DCS microinstructions, stopping twice in each M clock cycle as a function of the phase clock.
MIC>SE ST IN [:TEST-PC]	Set step instruction - steps through pseudo instructions in current test. If test-pc is specified, step function starts when the instruction at test-pc is ready to be executed. If test-pc is not specified, stepping begins on the next pseudo instruction of the current test following a loop (L0) or continue (C0) command.
MIC>CL SO: <DCS-ADDRESS>	Clear stop-on-micromatch - DCS address, if specified, generates scope sync pulse on slot 6, pin C81 (1800 hex is added to desired address). Pulse occurs with M clock when the current address matches DCS address.
MIC>SE CF: <DCS-ADDRESS> <BIT-NUMBER>	Set control file bit - sets specified control file bit at the specified DCS address (bits <95:88>).
MIC>CL CF: <DCS-ADDRESS> <BIT-NUMBER>	Clear control file bit - clears specified control file bit at the specified DCS address.
MIC>EX <REGISTER> or MIC>EX <REGISTER:NUMBER>	Examines the following processor registers: VA Virtual address register (VAR) MA Memory address register (MAR) PC CPU program counter (PC) PB PC backup register (PCB) RT:nn Rtemp registers 0 through 2F MT:n Mtemp registers 0 through F PS Processor status longword (PSL) MD Memory data register (MDR) WD Write data register (WDR) SR:n Status and control registers 0 through E SF Status flags ST Step counter

MICROMONITOR (MICMON) COMMANDS (CONT)

MICROMONITOR PROGRAM CONTROL FLAGS

Flag	Function
HALT	Halt on error - returns to the monitor on a program detected error.
LOOP	<p>Loop on error - loops on program detected error. When set by MIC>SE PL LO, the HALT flag must be cleared and the NER flag set for continuous loop.</p> <p>The loop may include pseudo instructions and DCS instructions from the ERRLOOP to the IFERROR instruction in the failing test. If the IB flag is set or a microtrap occurs, the program does not loop on microinstructions in DCS. NER must be clear to inhibit error messages.</p>
NER	No error report - inhibits error messages.
BELL	Bell on error - rings bell on the first, then every fifth occurrence of, an error.
IB	Inhibit burst - when used with LOOP flag, program does not loop only on DCS instructions but loops instead between the ERRLOOP and IFERROR pseudo instructions.
QA	Quality assurance - each test responds as if an error was detected.
TR	Trace - monitor prints test names and numbers.
SA	<p>Signature analysis - used with signature analyzer to help diagnose faults. Loop occurs on test in progress whether or not an error occurs.</p> <p>Flag provides two sync points on the backplane:</p> <p>Start/stop window, slot 6, pin C75 Clock pulse, slot 6, pin C73</p> <p>The signature analyzer analyzes test points by displaying a value (signature) if the signal pattern is steady. This value is compared with the value from a known good module to locate failures.</p>

MICROMONITOR (MICMON) COMMANDS (CONT)

VISIBILITY BUS (VBUS) SIGNALS


Bit Number (Decimal)	Bit Number (Hex)	Signal Name	Print Set Page
00	00	UBI03 FORCE TB PE L	UBI15
01	01	UBI03 FORCE CACHE PE L	UBI15
02	02	CS HNEXT PAR H	UBI15
03	03	UBI03 RTUT DINH L	UBI15
04	04	UBI03 BUSF PAR H	UBI15
05	05	UBI15 INT PEND L	UBI15
06	06	UBI15 UB INT GRANT H	UBI15
07	07	UBI12 CON HALT L	UBI15
08	08	MICRO VECTOR 3 H	MIC04
09	09	MICRO VECTOR 2 H	MIC04
10	0A	MICRO VECTOR 1 H	MIC04
11	0B	MICRO VECTOR 0 H	MIC04
12	0C	MIC07 GEN DEST INH L	MIC04
13	0D	MIC07 UTRAP L	MIC04
14	0E	MIC04 LATCHED MBUS 15 L	MIC04
15	0F	MIC04 PROC INIT L	MIC04
16	10	MIC04 MSRC XB H	MIC04
17	11	MIC04 MEM STALL H	MIC04
18	12	MIC04 STATUS VALID H	MIC04
19	13	MIC05 UB REQ H	MIC04
20	14	MIC07 CORR DATA INT L	MIC04
21	15	MIC07 WR BUS ERR INT L	MIC04
22	16	Not used, always 0	MIC04
23	17	Not used, always 0	MIC04
24	18	DPM17 INSTR FETCH H	DPM21
25	19	DPM17 DO SRVC L	DPM21
26	1A	DPM16 IRD1 H	DPM21
27	1B	DPM14 UVCTR BRANCH H	DPM21
28	1C	DPM14 DISABLE HI NEXT H	DPM21
29	1D	DPM20 CS PARITY ERROR H	DPM21
30	1E	DPM14 LD DSR L	DPM21
31	1F	DPM17 PSL CM H	DPM21
32	20	DPM19 ISIZE 0 L	DPM21
33	21	DPM19 ISIZE 1 L	DPM21
34	22	DPM18 DST RMODE H	DPM21
35	23	DPM13 TIMER INT L	DPM21
36	24	DPM19 DSIZE 0 H	DPM21
37	25	DPM19 DSIZE 1 H	DPM21
38	26	DPM11 MCS TMP L	DPM21
39	27	UBI13 MSEQ INIT L	DPM21

CHAPTER 7

BLOCK DIAGRAMS



VAX-11/750 BASIC DIAGRAM



*SECOND UNIBUS INTERFACE IS OPTIONAL

TK-3871

VAX-11/750 SYSTEM DIAGRAM

FOR M/ AND I- LINKS


DR 750

EMULEA SC750


FUGI OR CDC D/P

14-6004


MS750




CMC (MS750) BASIC DIAGRAM




CMC (MS750) BLOCK DIAGRAM, PART 1




CMC (MS750) BLOCK DIAGRAM, PART 2




CMC (MS750) BLOCK DIAGRAM, PART 3



DPM BASIC DIAGRAM




DPM BLOCK DIAGRAM, PART 1




TK579B

DPM BLOCK DIAGRAM, PART 2




TK5797

DPM BLOCK DIAGRAM, PART 3




TLS396

DPM BLOCK DIAGRAM, PART 4




TK5795

MIC BASIC DIAGRAM




TK5778


MIC BLOCK DIAGRAM, PART 1




MIC BLOCK DIAGRAM, PART 2



MIC BLOCK DIAGRAM, PART 3




MIC BLOCK DIAGRAM, PART 4




TK-9028

TB FUNCTIONAL DIAGRAM




TK-1872

CACHE FUNCTIONAL DIAGRAM




TK-3041

CCS BLOCK DIAGRAM



WCS (KU750) BLOCK DIAGRAM



TK-2096

NOTE: THE DIN AND DOUT PINS FOR THE RAM CHIPS USED IN THE WCS ARE PHYSICALLY THE SAME PINS.


CCS/WCS MICROWORD

[illegible]

*Note: The microcode listing shows these bits in reverse order.


[illegible]

UBI BLOCK DIAGRAM




TK-3878

UBI MICROWORD




TK-0088

SUB (DW750) BLOCK DIAGRAM




TK-8016

SUB MICROWORD




TK-8019

UDP DATA FLOW BLOCK DIAGRAM




TK-3880

UBI INTERFACE TO FIRST UNIBUS LINES




TK-3879

SUB INTERFACE TO SECOND UNIBUS LINES





MBA (RH750) BLOCK DIAGRAM, PART 1




TK-6410

MBA (RH750) BLOCK DIAGRAM, PART 2




MBA (RH750) BLOCK DIAGRAM, PART 3




TK-6415

MDP DATA FLOW BLOCK DIAGRAM




TK-6411

FPA (FP750) BASIC DIAGRAM




TK2719

FPA (FP750) BLOCK DIAGRAM



TU58 DRIVE/CARTRIDGE DIAGRAM




TK-2040

TU58 CASSETTE TAPE BLOCK LOCATIONS

BOT	#256	#384	#257	#385	#258	#386	#259	#382	#510	#383	#511	EOT
BOT	#0	#128	#1	#129	#2	#130	#3	#126	#254	#127	#255	EOT


TK-2080

TU58 BLOCK DIAGRAM



TK-2075

RDM BLOCK DIAGRAM



CHAPTER 8

CMI, UNIBUS, AND MASSBUS



CMI PHYSICAL ADDRESS MAP


000000	000000	256 KB (1 MB) *	} 1 ARRAY BOARD
0FFFFF	03FFFF		
100000	040000	512 KB (2 MB)	
1FFFFF	07FFFF		
200000	080000	768 KB (3 MB)	
2FFFFF	0BFFFF		
300000	0C0000	1024 KB (4 MB)	
3FFFFF	FFFFF		
400000	100000	1280 KB (5 MB)	
4FFFFF	13FFFF		
500000	140000	1536 KB (6 MB)	
5FFFFF	17FFFF		
600000	180000	1892 KB (7 MB)	
6FFFFF	1BFFFF		
700000	1C0000	2048 KB (8 MB)	
7FFFFF	1FFFFF	MAXIMUM FULLY POPULATED ARRAYS	
F00000		10 KB USER CONTROL STORE	
F10000			
F20000		MEMORY CONTROL/STATUS REG. 0	
F20004		MEMORY CONTROL/STATUS REG. 1	
F20008		MEMORY CONTROL/STATUS REG. 2	
F20400		BOOTSTRAP ROM A	
F20500		BOOTSTRAP ROM B	
F20600		BOOTSTRAP ROM C	
F20700		BOOTSTRAP ROM D	
F28000		MASSBUS ADAPTOR 0 INT. REGISTERS	
F28400		MASSBUS ADAPTOR 0 EXT. REGISTERS	
F28800		MASSBUS ADAPTOR 0 MAP REGISTERS	
F2A000		MASSBUS ADAPTOR 1 INT. REGISTERS	
F2A400		MASSBUS ADAPTOR 1 EXT. REGISTERS	
F2A800		MASSBUS ADAPTOR 1 MAP REGISTERS	
F2C000		MASSBUS ADAPTOR 2 INT. REGISTERS	
F2C400		MASSBUS ADAPTOR 2 EXT. REGISTERS	
F2C800		MASSBUS ADAPTOR 2 MAP REGISTERS	
F30000-C		1ST UNIBUS/DATA PATH CONTROL & STATUS	
F30800		1ST UNIBUS/MAP REGISTERS	
F30FFF			
F32000-C		2ND UNIBUS/DATA PATH CONTROL & STATUS	
F32800		2ND UNIBUS/MAP REGISTERS	
F32FFF			
F80000			
FBFFFF		2ND UNIBUS/MEMORY SPACE 131 KW	
FC0000			
FFFFF		1ST UNIBUS/MEMORY SPACE 131 KW	

* USING L0016 CONTROLLER

TK-5814

CMI ADDRESS AND DATA FORMAT

CMI ADDRESS FORMAT




TK-3875

CMI BYTE MASK AND FUNCTION BITS

Byte Mask Bit	Byte(s) Valid for Transfer	Function Bit			CMI Operation
		27	26	25	
Bit <31>	Byte 3 valid	0	0	0	Read
Bit <30>	Byte 2 valid	0	0	1	Read lock
Bit <29>	Byte 1 valid	0	1	0	Read modify (Undefined)
Bit <28>	Byte 0 valid	0	1	1	
		1	0	0	Write
		1	0	1	Write unlock
		1	1	0	Write vector
		1	1	1	(Undefined)

CMI DATA FORMAT



TK-3876

CMI SIGNAL DESCRIPTION

Signal Lines	Description
--------------	-------------

Timing Group

B CLK L	B CLK L is generated by the CPU to synchronize all system activities. One B CLK cycle is from one rising edge of B CLK L to the next. B CLK L is low for one-third of the cycle.
---------	---

Control/Address and Data Group

CMI DATA <31:00>	The CMI data lines are first asserted by a device that has arbitrated for the CMI and assumed control as master. The new master transmits control and address information to the slave in the CMI address format, and asserts DBBZ for one B CLK cycle. Data is then transferred on the lines in the CMI data format.
---------------------	---

Bits <01:00> of the CMI address are ignored since four bytes (one longword) of data are represented on the lines and the valid data is selected by the byte mask.

NOTE

CMI DATA signals are asserted on a logical 1 at a nominal +3.5 V (high). All other CMI signals are asserted at a nominal ground (low).

Data Bus Busy (DBBZ)	DBBZ is first asserted by the master for one B CLK cycle while it places the CMI address of the slave on the CMI data lines. DBBZ is then asserted by the slave until the data transfer is complete. If the slave is immediately ready to respond, it may not assert DBBZ.
-------------------------	--

HOLD	HOLD is used to temporarily block all CMI arbitration. Cache, for example, requires extra B CLK cycles to perform an invalidation. (Cache is not part of the DMA transaction and does not assert DBBZ.)
------	---

WAIT	WAIT is asserted by a CMI subsystem to initiate a processor interrupt. It is held until the write vector operation is performed.
------	--

CMI SIGNAL DESCRIPTION (CONT)

Signal Lines	Description
--------------	-------------

Priority Arbitration Group

<ARB7:ARB1>	An ARB level is assigned to each subsystem and is used to gain control of the CMI. If HOLD or a higher priority level is not asserted when a subsystem asserts its own, the subsystem assumes control of the CMI, asserting DBBZ and the CMI address of a slave subsystem.
-------------	--

If HOLD or a higher priority level is asserted, the subsystem asserts its own priority bit to hold off subsystems of lower priority until it gains control. Priority on the CMI is assigned as follows:

ARB7	RDM - highest priority
ARB6	Reserved
ARB5	Reserved
ARB4	UBI
ARB3	MBA0 or SUB
ARB2	MBA1 or MBA0 (with SUB)
ARB1	MBA2 or MBA1 (with SUB)
	CPU - lowest priority (does not assert an ARB level)

Status Group

STATUS <1:0>	Status is transmitted by a slave to indicate the condition under which it returns data to the master. Status bit combinations are encoded as follows:
-----------------	---

Status Bit

1	0	
0	0	NXM - The master tried to access non-existent memory space to read or write data.
0	1	UCE - Read data returned to the master carried an uncorrectable error.
1	0	CRD - Corrected read data was returned to the master.
1	1	NO ERR - The read data had no errors.

VAX-11/750 BACKPLANE

CM1 SIGNAL PIN ASSIGNMENTS ON OPTION SLOTS

<i>Component</i>				
BLOCK A	<i>Side</i>	A1	A2	+12
		A3	A4	
		A5	A6	
		A7	A8	
		A9	A10	
	+2.5	A11	A12	
		A13	A14	
		A15	A16	
		A17	A18	
		A19	A20	+5
		A21	A22	
	GND	A23	A24	GND
		A25	A26	
		A27	A28	
	+2.5	A29	A30	
		A31	A32	
		A33	A34	
		A35	A36	
		A37	A38	+5
		A39	A40	
SLOT SEL 2 H		A41	A42	SLOT SEL 3 H
GND		A43	A44	GND
		A45	A46	
	+2.5	A47	A48	
		A49	A50	
	GND	A51	A52	GND
SLOT SEL 0 H		A53	A54	SLOT SEL 1 H
CMI ARB 5 L		A55	A56	
ARB OUT [A] L		A57	A58	+5
CMI ARB 6 L		A59	A60	ARB IN 1 [A] L
ARB IN 0 [A] L		A61	A62	CMI ARB 3 L
CMI ARB 2 L		A63	A64	ARB OUT [A] L
	+2.5	A65	A66	CMI ARB 1 L
UBUS BG4 [A] H		A67	A68	UBUS BG4 [A+1] H
UBUS BG5 [A] H		A69	A70	UBUS BG5 [A+1] H
	GND	A71	A72	GND
UBUS BG6 [A] H		A73	A74	UBUS BG6 [A+1] H
		A75	A76	+5
UBUS BG7 [A] H		A77	A78	UBUS BG7 [A+1] H
UBUS BR4 L		A79	A80	UBUS BR5 L
UBUS BR6 L		A81	A82	UBUS BR7 L
	+2.5	A83	A84	CMI ARB 1 L
CMI ARB 2 L		A85	A86	CMI ARB 3 L
CMI ARB 4 L		A87	A88	CMI ARB 5 L
CMI ARB 6 L		A89	A90	CMI ARB 7 L
	-15	A91	A92	CMI HOLD L
CMI WAIT L		A93	A94	-5

VAX-11/750 BACKPLANE (CONT)

CMI SIGNAL PIN ASSIGNMENTS ON OPTION SLOTS (CONT)


BLOCK B	CMI DATA 0 H	B1	B2	+12
	CMI DATA 1 H	B3	B4	CMI DATA 2 H
	CMI DATA 3 H	B5	B6	CMI DATA 4 H
	CMI DATA 5 H	B7	B8	CMI DATA 6 H
	CMI DATA 7 H	B9	B10	CMI DATA 8 H
	+2.5	B11	B12	CMI DATA 9 H
	CMI DATA 10 H	B13	B14	CMI DATA 11 H
	CMI DATA 12 H	B15	B16	CMI DATA 13 H
	CMI DATA 14 H	B17	B18	CMI DATA 15 H
	CMI DATA 16 H	B19	B20	+5
	CMI DATA 17 H	B21	B22	CMI DATA 18 H
	GND	B23	B24	GND
	CMI DATA 19 H	B25	B26	CMI DATA 20 H
	CMI DATA 21 H	B27	B28	CMI DATA 22 H
	+2.5	B29	B30	CMI DATA 23 H
	CMI DATA 24 H	B31	B32	CMI DATA 25 H
	CMI DATA 26 H	B33	B34	CMI DATA 27 H
	CMI DATA 28 H	B35	B36	CMI DATA 29 H
	CMI DATA 30 H	B37	B38	+5
	CMI DATA 31 H	B39	B40	CMI STATUS 0 L
	CMI STATUS 1 L	B41	B42	CMI DBBZ L
	GND	B43	B44	GND
	DPM17 B CLK L	B45	B46	+5
	+2.5	B47	B48	DW750
	+2.5	B49	B50	+5
	GND	B51	B52	GND
		B53	B54	
		B55	B56	
		B57	B58	
		B59	B60	
		B61	B62	
		B63	B64	
		B65	B66	
		B67	B68	
		B69	B70	
		B71	B72	
		B73	B74	
		B75	B76	
		B77	B78	
		B79	B80	
		B81	B82	
		B83	B84	
		B85	B86	
		B87	B88	
		B89	B90	
		B91	B92	GND
BUS 2 AVAILABLE H		B93	B94	-5

VAX-11/750 BACKPLANE (CONT)

CM1 SIGNAL PIN ASSIGNMENTS ON OPTION SLOTS (CONT)

BLOCK C	DW750	C1	C2	+12
		C3	C4	
		C5	C6	
		C7	C8	
		C9	C10	
		C11	C12	
		C13	C14	
		C15	C16	
		C17	C18	
		C19	C20	
		C21	C22	
		C23	C24	
		C25	C26	
		C27	C28	
		C29	C30	
		C31	C32	
		C33	C34	
		C35	C36	
		C37	C38	
		C39	C40	
		C41	C42	GND
		C43	C44	GND
UNIBUS ACLO L		C45	C46	+5
+2.5		C47	C48	UNIBUS INIT L
+2.5		C49	C50	+5
GND		C51	C52	GND
		C53	C54	
		C55	C56	
		C57	C58	
		C59	C60	
		C61	C62	
		C63	C64	
		C65	C66	
		C67	C68	
		C69	C70	
		C71	C72	
		C73	C74	
		C75	C76	
		C77	C78	
		C79	C80	
		C81	C82	
		C83	C84	
		C85	C86	
		C87	C88	
		C89	C90	
UNIBUS DCLO L		C91	C92	GND
		C93	C94	-5

BUS GRANT CHAIN AND CONTINUITY JUMPERS



TK-8106

VAX-11/750 BACKPLANE (CONT)

BUS GRANT CHAIN AND CONTINUITY JUMPERS (CONT)

Each of the three backplane option slots is hard-wired to set CMI arbitration for the SUB at level ARB3 when it is installed and no jumpers must be added.

All of the following continuity jumpers must be in place on an empty slot. They must all be removed from the slot when the SUB or an MBA is installed.

Bus Grant Level	Remove All Jumpers
BG7	A77 to A78
BG6	A73 to A74
BG5	A69 to A70
BG4	A67 to A68

CAUTION

Before the SUB is unpacked for installation, refer to the DW780 installation procedure that specifies the use of a VELOSTAT* mat and ground cord to prevent static discharge damage.

Grounding must first be made between a snap fastener on the mat and a good ground on the system. Connection is then made from a wrist strap worn by the installer to an alligator clip that is fastened to the mat.


The box is placed on the VELOSTAT mat and opened. The module is then removed from the box, the protective covering removed, and the module laid flat on the VELOSTAT mat. This brings it to the same potential as the CPU.

With the wrist strap still in place, the L0010 module is plugged into slot 7 to make cabling easier, and to place the second UNIBUS at first priority in the bus grant chain.

*VELOSTAT is a trademark of the 3M Company.

VAX-11/750 BACKPLANE (CONT)

MBA INSTALLATION JUMPERS



TK-6431

VAX-11/750 BACKPLANE (CONT)

MBA INSTALLATION JUMPERS (CONT)

MBA Select Jumpers

To Select MBA As Follows	Install These Jumpers
MBA 0	A53 to A51 (Gnd) A54 to A52 (Gnd)
MBA 1	A53 to A51 (A54 removed)
MBA 2	A54 to A52 (A53 removed)
SLOW CMI Jumper	A45 to A43 (Gnd) normally in place. Removing this jumper reduces the rate at which the SILO is loaded and unloaded on the CMI before RUN is set and after it is cleared

MBA CMI Arbitration Jumpers

To Select ARB Level	For MBA	Install These Jumpers
ARB 3	MBA 0	A64 to A62 (MBA ARB to CMI ARB <3>)
ARB 2	MBA 1	A64 to A63 (MBA ARB to CMI ARB <2>) A62 to A60 (CMI ARB <3> IN)
ARB 1	MBA 2	A64 to A66 (MBA ARB to CMI ARB <1>) A63 to A61 (CMI ARB <2> IN) A62 to A60 (CMI ARB <3> IN)

MBA Interrupt Priority Plug


To Set MBA at BR Priority Level	Use Priority Plug Part Number
7	54-08782-00
6	54-08780-00
5	54-08778-00*
4	54-08776-00

*Standard BR level plug, supplied

VAX-11/750 BACKPLANE (CONT)

RESERVED ARBITRATION JUMPERS

OPTION SLOT JUMPERS, SECTION A OF
EXTENDED HEX SLOTS 7, 8, & 9




TK-5762

VAX-11/750 BACKPLANE (CONT)



MODULE BLOCK LAYOUT

90% B/P ARE REV 7 or 8.




VAX-11/750 BACKPLANE (CONT)

MODULE PIN BREAKOUTS



HEX PIN BREAKOUT





UNIBUS PIN BREAKOUT

EXTENDED HEX
PIN BREAKOUT

VAX-11/750 BACKPLANE (CONT)

CPU BACKPLANE FROM PIN SIDE




OPTION SLOT BUS GRANTS	
TO SELECT	REMOVE JUMPER
BG 4	A00X 67
BG 5	A00X 69
BG 6	A00X 73
BG 7	A00X 77
X-SLOT 7,8,9	

TEST POINTS		
RDM 19	MATCH PULSE	C00681
RDM 23	SA CLOCK	C00673
RDM 23	SA ST/SP	C00675
DPM 17	M CLOCK	B00205
DPM 17	BASE CLOCK	A00273
DPM 17	B CLOCK	B00209
MIC 04	MEM STALL	B00210
DPM 17	PHASE 1	A00590


HARDWARE REV LEVEL (SYS ID)	
BIT	PIN #
0	800456
1	800455
2	800454
3	800453
4	800450
5	800449
6	800448
7	800446

CONSOLE BAUD RATE				
CON BR				
RATE	A	B	C	D
300	0	0	1	0
600	0	1	1	0
1200	1	1	1	0
2400	0	0	0	1
3600	1	0	0	1
4800	1	1	0	1
9600	1	0	1	1
19200	0	1	1	1
38400	1	1	1	1
PIN #	C00645	C00646	C00649	C00650
JUMPER TO GND	C00643	C00644	C00651	C00652




VAX-11/750 BACKPLANE (CONT)

BACKPLANE CONNECTOR HOUSING INSTALLATION DIAGRAM



UBI AND SUB PHYSICAL ADDRESS SPACE



TK-8018

FIRST AND SECOND UNIBUS REGISTER SUMMARY

UBI Address	SUB Address	Register Name	Description/Comments
F30004	F32004	CSR 1	CSR for BDP 1
F30008	F32008	CSR 2	CSR for BDP 2
F3000C	F3200C	CSR 3	CSR for BDP 3
F30800	F32800	MAP 00	Physical base address
F30804	F32804	MAP 04	
F30808	F32808	MAP 08	The 512 MAP addresses are
F3080C	F3280C	MAP 0C	accessed in increments of
F30810	F32810	MAP 10	four through the range of
F30814	F32814	MAP 14	800-FCC (hex).
F30818	F32818	MAP 18	
F3081C	F3281C	MAP 1C	The desired MAP address may
F30820	F32820	MAP 20	be obtained by adding the
.	.	.	MAP register number to the
.	.	.	physical base address.
.	.	.	
F30FF0	F32FF0	MAP 7F0	
F30FF4	F32FF4	MAP 7F4	
F30FF8	F32FF8	MAP 7F8	
F30FFC	F32FFC	MAP 7FC	
FC0000	F80000	UNIBUS	Physical base address for
.	.	.	UNIBUS I/O devices.
.	.	.	
.	.	.	The CMI address of a device
.	.	.	is obtained by converting
.	.	.	the octal device address to
.	.	.	hexadecimal and adding it to
.	.	.	the physical base address.
.	.	.	
FFFFFC	FBFFFC	UNIBUS	
FFF460	FBF460	UET/IPEC	UB address register
FFF462	FBF462	.	UB data register
FFF464	FBF464	.	UET-CR, IPEC-CR1
FFF466	FBF466	UET/IPEC	IPEC-CR2, UET PROM*
			data register option

*UET UB address <11:00> are loaded with the PROM address.
Reading the PROM data register then returns PROM data <07:00>.

FIXED DEVICE ADDRESS AND VECTOR ASSIGNMENTS

Assigned UNIBUS devices normally occupy vector addresses through 274 octal (000 through 0BC hexadecimal).

Floating UNIBUS devices may be assigned vector addresses through 774 octal (0C0 through 1FC hexadecimal).

UNIBUS Device	Address Base	Address Size	Vector Base	Vector Size	No. of Units/ Comments
AA11 (1)	776750	8	140	4	1st unit
AA11	776400	8			4 extra units
AAV11	770440	4			1 unit
AD01	776770	4	130	2	1
ADF11	770460	8			1
ADV11-A	770400	2	400	4	1
AFC11	772570	4	134	2	1
AR11	770400	8			1
BDV11-CSR	777520	3			1
BDV11-LTC	777546	1			1
BDV11-ROM	773000	256			1
BM792-YA	773000	32			1
BM792-YB	773100	32			1
BM792-YC	773200	32			1
BM792-YH	773300	32			1
BM873-YA	773000	128			1
BM873-YB/YC	773000	256			1
BXV11			154	2	1 UDA class
BMV11	772150	2			1 UDA class
CD/CM/CR11	777160	4	230	2	1
CMR11	764070	4	170	2	1 CSS device
CPU			114	2	
CSR11	764000	4	270	2	1 CSS device
CSS/User	764000	1024			1
DC11	774000	4			32
DC14-D	777360	8			1
Diagnostics	760000	4			1
DIP11			260	2	
DL/DLV11-A/B	777560	4	060		1 - console
DL/DLV11-A/B	776500	4			16
DL11-C/D/E	775610	4			31
DLV11-E	775610	4			31
DLV11-F	776500	4			16
DLV11-J	776500	16			4
DL11-W	777546	1	060	4	1st LTC
DL11-W	777560	4			1 - console
DL11-W	776500	4			16
DM11-BB/BA	770500	4			16 - control
DM11	775000	4			16
DN11-AA	775200	4			16
DN11-DA	775200	1			64

FIXED DEVICE ADDRESS AND VECTOR ASSIGNMENTS (CONT)

UNIBUS Device	Address Base	Address Size	Vector Base	Vector Size	No. of Units/ Comments
DP11	774400	4			-32*
DR11-A/C	767600	4			-16*
DR11-B (1)	772410	4	124	2	2
DR11-B (2)	772430	4			
DRV11	767750	4			-3*
DRV11-B	772410	4	124	2	3
DRV11-J	764120	8			-3*
DS11	775400	67			1
DT11	777420	1			8
DV11	775000	16			4
DX11	776200	16			2
DZ11	760100	4	300	2	8
Floating Address	760010	1020			
Floating Vectors			300	xxx	
FP11	772160	8			1
FPP/FIS Exception		2	244	2	
GT40	772000	4			4
IBV11	760150	2	420	4	1
ICR/ICS11	771000	256	234	2	1
IP11/IP300	771000	128	234	2	2
KE11	777300	8			2
KG11	770700	4			8
KL11	776500	4	060	4	16
KL11	777560	4			1 - console
KPV11	777546	1			1 - LTC
KT11	772200	64			1
KT11-SR3	772516	1			1
KT error			250	2	
KU116-AA	777540	3			1
KW11-A			440	4	
KW11-L	777546	1	100	2	1
KW11-P	772540	4	104	2	1
KW11-W	772400	4			1
KWV11-A	770420	2	440	4	1
LAV11/LPV11	777514	2	200	2	1
LP/LS/LV11	777514	2	200	2	LP0
LP/LS/LV11	764004	2	170	2	LP1
LP/LS/LV11	764014	2	174	2	LP2
LP/LS/LV11	764024	2	270	2	LP3
LP/LS/LV11	764034	2	274	2	LP4
LP/LS/LV11	764044	2			LP5
LP/LS/LV11	764054	2			LP6
LP/LS/LV11	764064	2			LP7
LP20 (1)	775400	32	200	2	2
LP20 (2)			210	2	
LPA11-K	770460	8			1
LPS11	770400	16			1

*Descending assignments

FIXED DEVICE ADDRESS AND VECTOR ASSIGNMENTS (CONT)

UNIBUS Device	Address Base	Address Size	Vector Base	Vector Size	No. of Units/ Comments
M792	773000	32			8
M7930	777510	4			1
M9301-XX	765000	256			1
M9301-XX	773000	256			1
ML11	776400	22			1 - RH70/RH11
MM11	772100	1			16
MR11-DB	773100	64			1
MRV11-11	773000	256			1
MS11/MSV11	772100	1			16
NCV11	772760	8			1
OST	772500	6			1
PA611-R	772600	4	(Fltng) 8		(2 rdrs/PA611-R)
PA611-P	772700	4	(Fltng) 8		(2 puns/PA611-P)
PC11/PCV11	777550	4	070	4	1
PCL11	764200	16	170	4	1 - CSS device
PDP-11	777570	68			1
PDP-11 Reserved			000	2	
PDP-11 CPU Errors			004	2	
PDP-11 Reserved			010	2	
Instructions					
PDP-11 Breakpoint/ Trace Traps			014	2	
PDP-11 I/O Trap			020	2	
PDP-11 Power Fail			024	2	
PDP-11 EMT Trap			030	2	
PDP-11 TRAP Trap			034	2	
PDP-11 PIRQ			240	2	
PR11	777550	4			1
RC11	777440	8	210	2	1
Reserved	770100	32			1
Reserved	770440	8			1
Reserved	772154	2			1
Reserved	772514	1			1
Reserved	772550	8			1
Reserved	775606	1			1
Reserved	777000	56			1
Reserved	777200	32			1
Reserved	777526	1			1
REV11 (1)	777300	256			1
REV11 (2)	765000	256			1
RF11	777460	8	204	2	1
RH70/RH11-Alt.	776300	32	150	2	Alt. RS/RP/RM/TJ
RK611/RK711	777440	16	210	2	1
RK11/RKV11	777400	8	220	2	1
RL11/RLV11	774400	4	160	2	1
RLV12	774400	8	160	2	1
RM02/03/04/05	776700	22	254	2	1 - RH70/RH11
RP04/05/06	776700	22	254	2	1 - RH70/RH11
RP11	776700	16	254	2	1
RS03/RS04	772040	16	204	2	1 - RH70/RH11

FIXED DEVICE ADDRESS AND VECTOR ASSIGNMENTS (CONT)

UNIBUS Device	Address Base	Address Size	Vector Base	Vector Size	No. of Units/ Comments
RX11/211	777170	4	264	2	1
RXV11/211	777170	4	264	2	1
RSTS/E Crash Dump			144	2	
RSTS/E Statistics			234	1	
Pointer					
System Software			110	1	
Reserved					
System Software			040	8	
Reserved					
TA11/DIP11-A	777500	4	260	2	1
TC11	777340	8	214	2	1
TE16	772440	16	224	2	1 - RH70/RH11
Testers	770000	32			1
TM11/TMB11	772520	8	224	2	1
TR79	764000	4			1
TS11	772520	2	224	2	4
TU16/45/77	772440	16	224	2	1 - RH70/RH11
TU58	776500	4			4
TU78	775400	32	260	2	1 - RH70/RH11
UDA	772150	2	154	2	1 - UDA device
UDC11	771774	2	234	2	1
UDC units	771000	1			256
UET	772140	4			1
UNIBUS Map	770200	64			1
Unused - Reserved			164	2	
for DIGITAL					
User/CSS Reserved			170	4	
User/CSS Reserved			270	4	
VSV11	772000	4			4
VT48	772000	16			1
VTV01	772600	112			2
XY11	777530	4	120	2	1

FLOATING ADDRESS UNIBUS DEVICES

Rank/ Order	UNIBUS Device	Address Size
1	DJ11	4
2	DH11	8
3	DQ11	4
4	DU/DUV11	4
5	DUP11	4
6	LK11A	4
7	DMC11	4
7	DMR11	4
8	DZ/DZV11	4
8	DZ32	4
9	KMC11	4
10	LPP11	4
11	VMV21	4
12	VMV31	8
13	DWR70	4
14	RL/RLV11	4
15	LPA11-K	8
16	KW11-C	4
17	Reserved	4
18	RX11	4
18	RX211	4
19	DR11-W	4
20	DR11-B	4
21	DMP11-AD	4
22	DPV11	4
23	ISB11	4
24	DMV11-AD	8
25	UNA/QNA	4
26	UDA	2
27	DMF32	16

FLOATING VECTOR UNIBUS DEVICES

Rank/ Order	UNIBUS Device	Size	Rank/ Order	UNIBUS Device	Size
1	DC11	4	35	TS11	2
1	TU58	4	36	LPA11-K	4
2	KL11	4	37	IP11/IP300	2
2	DL11-A	4	38	KW11-C	4
2	DL11-B	4	39	RX11	2
2	DLV11-J	16	39	RX211	2
2	DLV11/11-F	4	40	DR11-W	2
3	DP11	4	41	DR11-B	2
4	DM11-A	4	42	DMP11-AD	4
5	DN11	2	43	DPV11	4
6	DM11-BB/BA	2	44	ISB11	4
7	DH11 (ctrl)	2	45	DMV11-AD	4
8	DR11-A	4	46	UNA/QNA	2
8	DRV11-B	4	47	UDA	2
9	DR11-C	4	48	DMF32	16
9	DRV11	4			
10	PA611-R/P	8			
11	LPD11	4			
12	DT11	4			
13	DX11	4			
14	DL11-C	4			
15	DJ11	4			
16	DH11	4			
17	GT40	8			
18	VSV11	8			
19	DQ11	4			
20	KW11-W	4			
20	KWV11	4			
21	DU/DUV11	4			
22	DUP11	4			
23	DV11 (+ctrl)	6			
24	LK11-A	4			
25	DWUN	4			
26	DMC11	4			
27	DMR11	4			
28	DZ11	4			
28	DZ32/DZV11	4			
29	LPP11	4			
30	VMV21	4			
31	VMV31	4			
32	VTV01	4			
33	DWR70	4			
34	RL/RLV11	2			

UNIBUS SIGNAL DESCRIPTION

Signal Lines Description

Data Transfer Lines

UB Address
<A17:A00> The address lines are asserted by the master device to select a slave (a unique memory or device register address). <A17:A01> address a 16-bit word; <A00> specifies the upper or lower byte of the word on DATOB transfers.

UB Data
<D15:D00> The data lines are enabled to transfer data information between the master and the slave.

Control
<C1:C0> Two control signals are encoded by the master device to control the slave in one of four data transfer operations. Transfer direction is specified with respect to the master as follows:

C1 C0

0 0 Data In (DATI) - a word of data is transferred to the master from the slave.

0 1 Data In Pause (DATIP) - a DATI is followed by a DATO or DATOB to the same location.

1 0 Data Out (DATO) - a word of data is transferred from the master to the slave.

1 1 Data Out Byte (DATOB) - a byte of data is transferred from the master to the slave. The upper or lower byte is specified by <A0>.

Parity
<PB:PA> Two parity signals are asserted by the slave on a DATI transfer as follows (PA is not currently used and is not defined):

PB PA

0 0 No Error

1 0 Parity Error

0 1 Reserved

1 1 Reserved

Master Sync
(MSYN) MSYN is asserted by the master to indicate to the slave that valid address and control information (along with data on a DATO/B) is present on the UNIBUS.

Slave Sync
(SSYN) SSYN is asserted by the slave in response to MSYN from the master. It indicates to the master that DATO/B data has been clocked from, or that DATI/P data is asserted on, the UB data lines.

UNIBUS SIGNAL DESCRIPTION (CONT)

Signal Lines Description

Priority Arbitration Lines

Nonprocessor Request (NPR)	NPR is asserted by an I/O device for a DMA transfer directly with memory. (No processor intervention is required.)
Nonprocessor Grant (NPG)	NPG is the processor response to the NPR. It indicates to the I/O device that it will be the next UNIBUS master when the current master has completed its operation.
Bus Request <BR7:BR4>	BRn is asserted by an I/O device for a processor interrupt. (Processor intervention is requested for service.)
Bus Grant <BG7:BR4>	BGn is the processor response to a BRn. It indicates to the I/O device that it will be the next UNIBUS master. Only the highest request receives a bus grant at any one time.

NOTE

All UNIBUS signals are asserted at a nominal ground (low) except for the grant signals (<NPG, BR7:BR4>) which are asserted at a nominal +3.5 V (high).

Select Acknowledge (SACK)	SACK is asserted by the NPR or BR requesting device that has received a grant. This device becomes the new bus master when the current master completes its operation and releases BBSY.
Bus Busy (BBSY)	BBSY is asserted by the current master to indicate that the UNIBUS is in use.
Interrupt (INTR)	INTR is asserted in place of MSYN by an interrupting device that has received a grant. It informs the CPU that an interrupt vector address is present on the UB data lines. (INTR is cleared on the receipt of SSYN.)

UNIBUS SIGNAL DESCRIPTION (CONT)

Signal Line	Description
-------------	-------------

Initialization Lines

Initialize (INIT)	INIT is asserted by the UBI and is passed to the SUB when DCLO is asserted on the first UNIBUS (on a system power-up) or when CPU INIT is issued. It remains asserted for about 70 milliseconds after the negation of DCLO.
DC Low (DCLO)	<p>DCLO is available from each system power supply and is asserted if an out-of-tolerance condition occurs.</p> <p>DCLO on the first UNIBUS asserts INIT to both the first and second UNIBUS.</p> <p>DCLO on the second UNIBUS returns NXM status on the CMI if the CPU attempts to access a second UNIBUS device.</p>
AC Line Low (ACLO)	<p>ACLO warns of an impending power failure. ACLO on the first UNIBUS initiates the power-fail trap sequence and may be used in peripheral devices to terminate operations and save data.</p> <p>ACLO on the second UNIBUS causes the SUB to interrupt the processor if the ACIE bit in CR1 of the IPEC is enabled.</p>

UNIBUS CABLE PIN ASSIGNMENTS


Pin	Signal Name	Pin	Signal Name
AA1	INIT L	BA1	BG6 H
AA2	+ 5 V	BA2	+ 5 V
AB1	INTR L	BB1	BG5 H
AB2	GROUND	BB2	GROUND
AC1	D00 L	BC1	BR5 L
AC2	GROUND	BC2	GROUND
AD1	D02 L	BD1	GROUND
AD2	D01 L	BD2	BR4 L
AE1	D04 L	BE1	GROUND
AE2	D03 L	BE2	BG4 H
AF1	D06 L	BF1	ACLO L
AF2	D05 L	BF2	DCLO L
AH1	D08 L	BH1	A01 L
AH2	D07 L	BH2	A00 L
AJ1	D10 L	BJ1	A03 L
AJ2	D09 L	BJ2	A02 L
AK1	D12 L	BK1	A05 L
AK2	D11 L	BK2	A04 L
AL1	D14 L	BL1	A07 L
AL2	D13 L	BL2	A06 L
AM1	PA L	BM1	A09 L
AM2	D15 L	BM2	A08 L
AN1	GROUND	BN1	A11 L
AN2	PB L	BN2	A10 L
AP1	GROUND	BP1	A13 L
AP2	BBSY L	BP2	A12 L
AR1	GROUND	BR1	A15 L
AR2	SACK L	BR2	A14 L
AS1	GROUND	BS1	A17 L
AS2	NPR L	BS2	A16 L
AT1	GROUND	BT1	GROUND
AT2	BR7 L	BT2	C1 L
AU1	NPG H	BU1	SSYN L
AU2	BR6 L	BU2	C0 L
AV1	BG7 H	BV1	MSYN L
AV2	GROUND	BV2	GROUND

MBA PHYSICAL ADDRESS SPACE

CMI DATA LONGWORD	
MBA #0 INT. REGISTERS	F28000
MBA #0 EXT. REGISTERS	F28400
MBA #0 MAP REGISTERS	F28800
UNUSED	F28C00
	F29FFC
MBA #1 INT. REGISTERS	F2A000
MBA #1 EXT. REGISTERS	F2A400
MBA #1 MAP REGISTERS	F2A800
UNUSED	F2AC00
	F2BFFC
MBA #2 INT. REGISTERS	F2C000
MBA #2 EXT. REGISTERS	F2C400
MBA #2 MAP REGISTERS	F2C800
UNUSED	F2CC00
	F2DFFC

TK-6406

MBA AND MASSBUS REGISTER SUMMARY



MBA REGISTER OFFSETS

MBA PHYSICAL BASE ADDRESSES

MBA Number	Physical Base Address (Hex)	Vector Address (Hex)			
		BR4	BR5*	BR6	BR7
MBA 0	F28000	110	150	190	1D0
MBA 1	F2A000	114	154	194	1D4
MBA 2	F2C000	118	158	198	1D8

*Standard BR level is 5.

MBA INTERNAL REGISTER OFFSETS

To Access Internal Register	Add to MBA Physical Base Address
00 - Configuration/Status (CSR)	000 Read Only (unused, reads as zeros)
01 - Control (CR)	004 Read/Write
02 - Status (SR)	008 Read Only
03 - Virtual Address (VAR)	00C Read/Write
04 - Byte Count (BCR)	010 Read/Write
05 - Diagnostic (DR)	014 Read/Write
06 - Unused Register Address	018 Returns NXM status to CPU
07 - Command/Address (CAR)	01C Read Only

MBA MAP REGISTER OFFSETS

To Access MAP Register	Add to MBA Physical Base Address
MAP 00	800
MAP 01	804
--	--
--	-- The 256 MAP register addresses
--	-- are accessed in increments of
--	-- four within the range of 800
--	-- through BFC (hex).
MAP FE	BF8
MAP FF	BFC

MBA REGISTER OFFSETS (CONT)

MBA EXTERNAL (MASSBUS) REGISTER OFFSETS

Drive Register	Drive Unit Number							
	0	1	2	3	4	5	6	7
00	400	480	500	580	600	680	700	780
01	404	484	504	584	604	684	704	784
02	408	488	508	588	608	688	708	788
03	40C	48C	50C	58C	60C	68C	70C	78C
04	410	490	510	590	610	690	710	790
05	414	494	514	594	614	694	714	794
06	418	498	518	598	618	698	718	798
07	41C	49C	51C	59C	61C	69C	71C	79C
08	420	4A0	520	5A0	620	6A0	720	7A0
09	424	4A4	524	5A4	624	6A4	724	7A4
0A	428	4A8	528	5A8	628	6A8	728	7A8
0B	42C	4AC	52C	5AC	62C	6AC	72C	7AC
0C	430	4B0	530	5B0	630	6B0	730	7B0
0D	434	4B4	534	5B4	634	6B4	734	7B4
0E	438	4B8	538	5B8	638	6B8	738	7B8
0F	43C	4BC	53C	5BC	63C	6BC	73C	7BC
10	440	4C0	540	5C0	640	6C0	740	7C0
11	444	4C4	544	5C4	644	6C4	744	7C4
12	448	4C8	548	5C8	648	6C8	748	7C8
13	44C	4CC	54C	5CC	64C	6CC	74C	7CC
14	450	4D0	550	5D0	650	6D0	750	7D0
15	454	4D4	554	5D4	654	6D4	754	7D4
16	458	4D8	558	5D8	658	6D8	758	7D8
17	45C	4DC	55C	5DC	65C	6DC	75C	7DC
18	460	4E0	560	5E0	660	6E0	760	7E0
19	464	4E4	564	5E4	664	6E4	764	7E4
1A	468	4E8	568	5E8	668	6E8	768	7E8
1B	46C	4EC	56C	5EC	66C	6EC	76C	7EC
1C	470	4F0	570	5F0	670	6F0	770	7F0
1D	474	4F4	574	5F4	674	6F4	774	7F4
1E	478	4F8	578	5F8	678	6F8	778	7F8
1F	47C	4FC	57C	5FC	67C	6FC	77C	7FC

NOTE: The offset value, when added to the MBA physical base address, is transmitted as the drive unit and register select codes on the MASSBUS control bus.

MASSBUS SIGNAL DESCRIPTION

Signal Line	Description
Data Bus Section	
Data Bus Data <D15:D00>	The parallel data path transfers DMA data between the MBA and the drives. The MBA transfers 16 bits (2 bytes) at a time and the active drive must have its "16-bit format" control bit set. Bits <D17:D16> are asserted as zeros by the MBA for writes to drives that perform parity checking.
Data Bus Parity (DPA)	DPA is the odd-parity bit for data bus data. It is asserted by the MBA on write to drive (WTD) transfers. It is asserted by the drive on read from drive (RFD) or write check (WCK) transfers.
RUN	When a data transfer command is written to a drive's control register, the drive connects to the data bus and asserts OCC. RUN is then asserted by the MBA to start transfers. RUN is clocked by the drive at the end of each block or sector on the trailing edge of EBL. If RUN is still asserted, the function continues to the next block or sector. If not, the operation terminates.
Occupied (OCC)	OCC is asserted by the drive that has received a valid data transfer command and is connected to the data bus is active). If the drive is not able to set OCC because of an error condition, the MBA times out and MXF is set in the MBA status register. OCC is negated on the trailing edge of the last EBL of the operation.
End of Block	EBL is asserted by the drive for two micro-seconds after the final SCLK of each block or sector. EBL may be asserted earlier on error conditions where it is necessary to terminate the operation immediately.
Exception (EXC)	EXC is asserted by the active drive when an abnormal condition occurs during DMA transfers. EXC is asserted at or before EBL and is negated on the trailing edge of EBL. Also, on the assertion of EBL, MB EXC is set in the MBA status register. EXC distinguishes errors in the active drive during DMA transfers from error or status changes signaled by the ATTN line. An active drive does not assert ATTN during data transfers (see ATTN description) until the operation has been aborted or terminated and the drive is no longer active.

MASSBUS SIGNAL DESCRIPTION (CONT)

Signal Line	Description
Sync Clock (SCLK)	SCLK is generated by the active drive to control the data bus data clocking in the MBA. On read from drive (RFD) or write check (WCK) transfers, the drive changes data on the assertion of SCLK. The MBA then clocks data on the negation of SCLK.
Write Clock (WCLK)	The MBA receives SCLK and returns it to the drive as WCLK on write to drive (WTD) transfers. The MBA changes data on the negation of WCLK. The drive then clocks data on the assertion of WCLK.
Control Bus Section	
Control Bus Data <C15:C00>	The parallel data path transfers control and status information between the MBA and the drive on CPU reads or writes to a drive's control/status logic.
Control Bus Parity (CPA)	CPA is the odd-parity bit for control bus data. It is asserted by the MBA on a CPU write to a drive's control or status register. It is asserted by the drive on a CPU read of a drive's control or status register.
Control to Drive (CTOD)	CTOD is asserted by the MBA when the transfer is a CPU write (from the MBA to the drive). CTOD is negated by the MBA when the transfer is a CPU read (from the drive to the MBA).
Drive Select <DS2:DS0>	The MBA asserts a three-bit code to select one of eight possible drive units.
Register Select <RS4:RS0>	The MBA asserts a five-bit code to select a register within the drive.
Demand (DEM)	DEM is asserted by the MBA to perform a control bus transfer with a drive. It is asserted after the RS, DS, and CTOD lines are settled (and the control bus data lines are settled if the transfer is a CPU write).
Transfer (TRA)	TRA is asserted by the drive in response to DEM from the MBA. It is asserted when the drive clocks control to drive data to the selected register on a CPU write. It is asserted after drive to control data is asserted on the control bus data lines from the selected register on a CPU read. It is negated when the negation of DEM has been received from the MBA.

MASSBUS SIGNAL DESCRIPTION (CONT)

Signal Line	Description
Attention (ATTN)	<p>ATTN is asserted by any inactive drive as a result of a change of status such as the completion of a motion command or an error. ATTN is also asserted by a previously active drive when its GO bit is cleared after a transfer that produces an error.</p> <p>ATTN is a request for service by processor interrupt. The attention active (ATA) status bit for each drive is read from the attention summary register to determine the requesting drive(s).</p>
Initialize (INIT)	<p>INIT is asserted by the MBA to perform a system reset of all drives. It is asserted on a system power-up, or by writing a one to the INIT bit of the MBA control register. It must not be written while RUN is set since the active drive will abort execution of the current command and perform drive clear command functions.</p> <p>In a dual-port drive, the drive accepts the INIT command only from the MBA that has control. It accepts the command from either control when in the idle state.</p>
FAIL	<p>FAIL is asserted by the MBA to indicate that a system power-fail condition exists or that the MBA is in the maintenance mode. While FAIL is asserted, all drives ignore assertion of the INIT or DEM signals.</p>

MASSBUS CABLE PIN ASSIGNMENTS

I/O Cable	Pin*	Polarity	Signal Name
Cable A	A 1	-	MASS D00
	B 2	+	
	C 3	+	MASS D01
	D 4	-	
	E 5	-	MASS D02
	F 6	+	
	H 7	+	MASS D03
	J 8	-	
	K 9	-	MASS D04
	L 10	+	
	M 11	+	MASS D05
	N 12	-	
	P 13	-	MASS C00
	R 14	+	
	S 15	+	MASS C01
	T 16	-	
	U 17	-	MASS C02
	V 18	+	
	W 19	+	MASS C03
	X 20	-	
	Y 21	-	MASS C04
	Z 22	+	
	AA 23	+	MASS C05
	BB 24	-	
	CC 25	-	MASS SCLK
	DD 26	+	
	EE 27	+	MASS RS3
	FF 28	-	
	HH 29	+	MASS ATTN
	JJ 30	-	
	KK 31	-	MASS RS4
	LL 32	+	
	MM 33	-	MASS CTOD
	NN 34	+	
	PP 35	+	MASS WCLK
	RR 36	-	
	SS 37	+	MASS RUN
	TT 38	-	
	UU 39		Spare
	VV 40	GND	Ground

*Alternate pin assignments

NOTE

MASSBUS cables are installed as labeled.

MASSBUS CABLE PIN ASSIGNMENTS (CONT)

I/O Cable	Pin*	Polarity	Signal Name
Cable B	A 1	-	MASS D06
	B 2	+	
	C 3	+	MASS D07
	D 4	-	
	E 5	-	MASS D08
	F 6	+	
	H 7	+	MASS D09
	J 8	-	
	K 9	-	MASS D10
	L 10	+	
	M 11	+	MASS D11
	N 12	-	
	P 13	-	MASS C06
	R 14	+	
	S 15	+	MASS C07
	T 16	-	
	U 17	-	MASS C08
	V 18	+	
	W 19	+	MASS C09
	X 20	-	
	Y 21	-	MASS C10
	Z 22	+	
	AA 23	+	MASS C11
	BB 24	-	
	CC 25	-	MASS EXC
	DD 26	+	
	EE 27	+	MASS RS0
	FF 28	-	
	HH 29	+	MASS EBL
	JJ 30	-	
	KK 31	-	MASS RS1
	LL 32	+	
	MM 33	-	MASS RS2
	NN 34	+	
	PP 35	+	MASS INIT
	RR 36	-	
	SS 37	+	MASS SP1
	TT 38	-	
	UU 39		Spare
	VV 40	GND	Ground

*Alternate pin assignments

NOTE

MASSBUS cables are installed as labeled.

MASSBUS CABLE PIN ASSIGNMENTS (CONT)

I/O Cable	Pin*	Polarity	Signal Name
Cable C	A 1	-	MASS D12
	B 2	+	
	C 3	+	MASS D13
	D 4	-	
	E 5	-	MASS D14
	F 6	+	
	H 7	+	MASS D15
	J 8	-	
	K 9	-	MASS D16
	L 10	+	
	M 11	+	MASS D17
	N 12	-	
	P 13	-	MASS DPA
	R 14	+	
	S 15	+	MASS C12
	T 16	-	
	U 17	-	MASS C13
	V 18	+	
	W 19	+	MASS C14
	X 20	-	
	Y 21	-	MASS C15
	Z 22	+	
	AA 23	+	MASS CPA
	BB 24	-	
	CC 25	-	MASS OCC
	DD 26	+	
	EE 27	+	MASS DS0
	FF 28	-	
	HH 29	+	MASS TRA
	JJ 30	-	
	KK 31	-	MASS DS1
	LL 32	+	
	MM 33	-	MASS DS2
	NN 34	+	
	PP 35	+	MASS DEM
	RR 36	-	
	SS 37	+	MASS SP2
	TT 38	-	
	UU 39	H (high)	MASS FAIL H
	VV 40	GND	Ground

*Alternate pin assignments

NOTE


MASSBUS cables are installed as labeled.

CHAPTER 9

TROUBLESHOOTING AIDS



SYSTEM TROUBLESHOOTING FLOW



UNIBUS TROUBLESHOOTING WITH THE UET OR IPEC

First UNIBUS - The following sequence of console commands causes the UET to execute a single NPR read (DATI transfer) from memory.

```
1. >>>D/I 37 1           Initialize CPU
>>>D/W/P F30004 1        Purge UBI BDP 1
>>>D/L/P F30800 80200008 Set up UBI MAP address 0 for
                           validity, BDP 1, PFN 1000
>>>D/L/P 1000 12345678   Load data to memory 100
>>>D/W/P FFF460 0        Set UET bus address to 0
>>>D/W/P FFF464 1        Set UET NPR (GO) bit
```

2. Test the results:

```
>>>E/W FFF462           Examine UET data register
                           (should return 5678 as data)
```

3. Increment the bus address register:

```
>>>D/W/P FFF460 2        Set UET bus address to 2
>>>D/W/P FFF464 1        Set UET NPR (GO) bit
```

4. Test the results:

```
>>>E/W FFF462           Examine UET data register
                           (should return 1234 as data)
```

Second UNIBUS - This sequence causes the IPEC to execute a single NPR read (DATI transfer) from memory.

```
1. >>>D/I 37 1           Initialize CPU
>>>D/W/P F32004 1        Purge SUB BDP 1
>>>D/L/P F32800 80200008 Set up SUB MAP address 0 for
                           validity, BDP 1, PFN 1000
>>>D/L/P 1000 12345678   Load data to memory 1000
>>>D/W/P FBF460 0        Set IPEC bus address to 0
>>>D/W/P FBF464 1        Set IPEC NPR (GO) bit
```

2. Test the results:

```
>>>E/W FBF462           Examine IPEC data register
                           (should return 5678 as data)
```

3. Increment the bus address register:

```
>>>D/W/P FBF460 2        Set IPEC bus address to 2
>>>D/W/P FBF464 1        Set IPEC NPR (GO) bit
```

4. Test the results:

```
>>>E/W FBF462           Examine IPEC data register
                           (should return 1234 as data)
```

UNIBUS TROUBLESHOOTING WITH THE UET OR IPEC (CONT)

The following substitutions can be made in either program to test other data path and MAP address combinations.

MAP address:	UBI	SUB	
	F30800	F32800	MAP physical base address
	F30804	F32804	(MAP locations are accessed
	.	.	in increments of four)
	.	.	
	F30FF8	F32FF8	
	F30FFC	F32FFC	

MAP data:	DDP	- 80000008	(Direct data path)
	BDP 1	- 80200008	
	BDP 2	- 80400008	
	BDP 3	- 80600008	

CSR data:	UBI	SUB	
	F30000	F32000	Base (no CSR for the DDP)
	F30004	F32004	CSR 1 for BDP 1
	F30008	F32008	CSR 2 for BDP 2
	F3000C	F3200C	CSR 3 for BDP 3

Exerciser address:	UET	IPEC	
	FFF460	FBF460	Bus address register
	FFF462	FBF462	Bus data register
	FFF464	FBF464	CR1*
	FFF466	FBF466	IPEC CR2, UET PROM data register

*Other operations can be performed using combinations of the following control register bits:

CR<0>	= NPR (GO) bit
CR<2:1>	= <C1:C0> from control bits
CR<4:3>	= <A17:A16> bus address bits

<C1>	<C0>	Function
0	0	DATI
0	1	DATIP
1	0	DATO
1	1	DATOB

To do a DATO or DATOB with either program, load the bus data register in place of the memory deposit with one word of data (>>>D/W/P FFF462 or FBF462).

THE FILEX UTILITY

FILEX may be used to copy files from TU58 to disk or from disk to TU58. It can be used to build new files or when existing files have been corrupted. All programs must first be in place; the boot block is then added using the WRITEBOOT facility.

Disk to Tape - To copy from the default disk drive to a TU58 cassette, do the following (FILEX uses only 'ddu' and does not use controller codes).

```
$ RUN SYSS$SYSTEM:SYSGEN
SYSGEN>CONNECT CONSOLE
SYSGEN>EXIT
$ MOUNT CS1:/FOREIGN
$ SET DEFAULT [SYSMAINT]
$ MCR FLX
FLX>CS1:/RT/LI          (List tape directory - optional)
FLX>CS1:/RT/ZE          (Zero tape directory - optional)
FLX>CS1:/RT/XX = [device]filename.ext/RS
                  (to device)      (from device)
```

XX Command Codes

```
IM - Image mode (EXE, ULB, SML, SYS, OLB, TSK)
DE - Delete specified file
FB - Formatted binary (OBJ, STB, BIN, LDA)
FA - Formatted ASCII (all other extensions)
CO - Contiguous file to disk (file coming from
    disk to tape are always contiguous)
RS - RS11 format (system)
RT - RT11 format (tape)
```

```
FLX>^Y          (when operation is complete)
$
```

Tape to Disk (RK07) - To copy from a TU58 cassette to the default disk, do the following:

```
$ RUN SYSS$SYSTEM:SYSGEN
SYSGEN>CONNECT CONSOLE
SYSGEN>EXIT
$ MOUNT CS1:/FOREIGN
$ SET DEFAULT [SYSMAINT]
$ MCR FLX
FLX>DMO:/RS/CO = CS1:filename.ext/RT
                  (to device)      (from device)

FLX>^Y          (when operation is complete)
$
```

THE WRITEBOOT UTILITY

The WRITEBOOT utility may be used to write a boot block on any bootable disk. A bootstrap operation is normally performed from the the boot block that is block 0 of the system disk. If block 0 is bad, the system can only be booted from the TU58. When the system is running again, the boot block can be rewritten using WRITEBOOT.

NOTE

The operator must have LOG_IO privilege to use the WRITEBOOT facility.

To call WRITEBOOT, type the following command.

```
$ RUN SYS$SYSTEM:WRITEBOOT
```

The program then asks three questions.

1. Target system device:

Enter the name of the device that will have the boot block written and the boot file name if not VMB.EXE (for example: DMA0 or DMA0: filename.ext). Specify the target system device 'ddcu' as for any other VAX/VMS device.

```
dd - Device type
c - Controller designation
u - Unit number
```

An example: 'DMA0' is RK07 unit 0 on RK611 controller A.

2. Enter VBN of boot file code:

To rewrite the boot block, press RETURN (default is 1).

3. Enter load address of primary bootstrap in hex:

To rewrite the boot block, press RETURN (default is 200).

WRITEBOOT then writes the boot file specified on the first line to the address specified on the third line.

THE WRITEBOOT UTILITY (CONT)

WRITEBOOT may also be used to write a boot block on a TU58 cassette tape using these specifications:

Target system device: ddcu: filename.ext

(ddcu = CSA1: for console TU58, or ddcu of UNIBUS drive)

Enter VBN of boot file code: 1 or 2

(default is 1 if RETURN is pressed)

Enter load address of primary bootstrap in hex:

(default is 200 if RETURN is pressed)

Level 4 monitors and diagnostics are the only bootable programs from TU58. Four bootable programs are currently available and are written to a TU58 cassette tape using these parameters:

Filename.ext	VBN	Load Address	Description
EVKAA.EXE	2	200	Hardcore tests
ECKAL.EXE	2	200	TB and cache
ECSAA.EXE	2	10000	Diagnostic supervisor
BOOT58.EXE	1	C000	BOOT58 monitor

MACHINE CHECKS

The CMIERR bit of IPR 17, when set, indicates multiple TB or cache parity errors. These indications may also appear in operator requested shutdown bugchecks when the system error log is examined, although there is nothing wrong with the system.

CMIERR is only valid when the system halts at the machine check vector after one of the following.

- Memory error
- TB parity error
- Cache parity error
- Control store parity error

CMIERR summarizes the pertinent MEMSCR registers of the L0003 module. The MEMSCR registers are D type latches that follow the input signal level and false indications sometime occur when the macro code does an MFPR from this register. Two forced machine checks are included here for illustration.

TRANSLATION BUFFER OR BUS ERROR

This machine check was caused by mapping a nonexistent page with a \$CRMPSC system service and then accessing that page in user mode.

Exception PC	0000045C	
Error PSL	03C00000	Interrupt priority level = 0 Previous mode = User Current mode = User
Summary code	00000002	Translation buffer or bus error
VA last ref	00000600	
PC at error	0000045F	
MDR	00000000	
SMR	0000000B	CPU mode = User Virtual Read
RLTO	00000000	
TBGPR	00000000	
CAER	00000000	
BER	00000008	Memory error
MCESR	00000008	Operand reference Bus error

MACHINE CHECKS (CONT)

In the VAX-11/750 machine check logout (compared to the VAX-11/780), no translated address is pushed onto the stack. This is because the physical address latch is contained within gate arrays and there is no direct method of obtaining the physical address.

The MCESR register may be read to determine what type of exception condition occurred. The bits are defined as follows.

	<03>	<02>	<01>	<00>
MCESR	MEM ERR	TB PARITY	0	XB FETCH

If bit <3> is a one in the stack logout, an error occurred referencing memory for read data. The BER register logout may then be read to determine the type of memory error.

The BER register will indicate what type of error occurred. Bit <3> indicates a memory while bit <2> indicates an uncorrectable error. Correctable errors will interrupt the processor (via SCBB+54) and log the error while uncorrectable errors will cause machine checks.

	<03>	<02>	<01>	<00>
BER	MEM ERROR	UNCORR ERROR	LOST ERROR	CORR ERROR

If the uncorrectable error bit is not set (as in this example) it can be assumed that it was a reference to a nonexistent location. If the TB parity error bit <2> in the MCESR register is a one, some type of TB parity error caused the machine check.

The TBGPR can be read to determine what the error was. If machine check was not caused by a memory error or TB parity error, a cache parity error is the only other possibility. The CGPR contains the data or tag parity information.

Several other machine checks may occur in the VAX-11/750.

- a. Summary parameter = to 7 This error occurs only if the instruction decode ROM is not accessed at IRD1 time. The mechanism only works if there is no CS parity error and the NEXT field in an IRD1 ROM state is used instead of the IRD ROM output.
- b. Summary parameter = to 6 This is a microsequencing error that occurs if the microcode jumps to filler words in the control store. R6 contains the error code or filler word accessed. This only happens if there is no CS parity error.

MACHINE CHECKS (CONT)

The following description illustrates the last possible occurrence of machine checks, the control store parity error. Note that the VAX-11/750 machine check logout does not have the micro PC where the machine check occurred pushed on the stack. This information cannot be saved because the VAX-11/750 does not have a UPC save register like the VAX-11/780. It is possible, however, to troubleshoot intermittent CS parity error machine checks by using the RDM as follows.

```
^P          ; stop the application
XXXXXXXX 02
>>>^D
RDM> SE 20   ; set stop on micro match at CS address 0020

RDM> RET/D   ; return to previous mode
>>>C        ; continue running application
```

When the CS parity error occurs, the following message is printed at the console.

```
CLOCK STOPPED CSAD 0020 NEXT 0F56

RDM> TR      ; the TRACE command will permit you to see a
              ; trace of where the micromachine has been

CSAD 0020    NEXT 0F56
XXXX        ; XXXX is the microinstruction causing the CS
YYYY        ; parity error
YYYY
.
.
YYYY        ; 64 microinstructions ago

RDM>
```

Repeat this process to be certain that the error occurs in the same place. Swapping the L0005 module will usually prevent this type of problem. The following is a description of the CS parity error machine check.

MACHINE CHECKS (CONT)

CONTROL STORE PARITY ERROR

This machine check was forced by clearing a single bit of a microinstruction stored in the WCS. A G and H floating-point mathematics program was performed and when the microinstruction with bad parity was executed, the machine check occurred.

Exception PC	00000B9C	
Error PSL	03C00004	Z-bit Interrupt priority level = 0 Previous mode = User Current mode = User
Summary code	00000001	Control store parity error
VA last ref	0000046C	
PC at error	00000BA8	
MDR	FFFFFFFF	
SMR	0000000B	CPU mode = User Virtual Read
RLTO	00000000	
TBGPR	00000000	
CAER	00000001	Cache hit
BER	00000000	
MCESR	00FD0000	Operand Reference Opcode mnemonic = ESCD

On this type of machine check exception, all stack information does not help. The summary parameter indicates that a control store parity error occurred and there is no way to determine what happened.

All that can be shown is in the machine check error summary register (MCESR). Note that byte 2 contains the letters 'FD'. These bits are the opcode of the instruction that caused the machine check. VMS writes the opcode into the image of the MCESR in memory so that SYE can determine the opcode of the instruction that saw the control store parity error.

WRITING SPRS

GENERAL GUIDELINES

Software Performance Reports (SPRs) provide feedback to DIGITAL on problems with software and provide help to customers with difficulties they are having.

The following guidelines cover the information that should be provided with all SPRs. Depending on the problem, this information will vary in quantity and content. Remember that the more pertinent the information included, the easier it will be to resolve the problem.

1. Scenario

The user should supply a complete scenario, usually in the form of a batch log or console listing, that will show exactly how the problem was produced. Supplying only the output produced by the problem is not enough. The problem may be caused by an interaction between various system events, software packages, devices, SYSGEN parameters, DCL symbols, or logical names. Some or all of the displays generated by the following commands may be required for different problems:

```
$SHOW LOGICAL /ALL
$SHOW SYMBOL /ALL/GLOBAL

$RUN SYSSYSTEM:SYSGEN
USE ACTIVE
SHOW /ALL
SHOW /SPECIAL
```

2. Limit Problem Scope

The user should (as much as possible) eliminate all extra elements from the scenario. For example, if the execution of a very large program causes a problem, the user should shorten the program to include only the code that causes the problem or write a small program that demonstrates the problem. This action has two benefits: first, the user may trap logic errors, and second, the maintainer looking into the problem does not have to understand unnecessary material.

WRITING SPRS (CONT)

3. Machine Readable Files

If possible, supply any software needed to reproduce the problem. This may include source programs, image files, sample data, or command procedures. If source programs are submitted, also include any libraries or require files referenced. These files must be provided in machine readable format. The console media or an ANSI magtape are the best media to include with the SPR.

If the problem involves a system crash, include the system dump.

The data should be written onto an ODS-2 format disk or an ANSI magtape. For example, the following commands will copy the system dump file to an ANSI magtape:

```
$INIT MTA0: DUMPS
$MOUNT MTA0: DUMPS
$COPY SYS$SYSTEM:SYSDUMP.DMP MTA0:
$DISMOUNT MTA0:
```

To copy files to the console medium, use the following commands:

```
$RUN SYS$SYSTEM:SYSGEN
CONNECT CONSOLE
```

(At this time, remove the console medium and place a scratch volume in the console device.)

```
$INIT CSA1: SPRDATA
$MOUNT CSA1: SPRDATA
$CREATE/DIRECTORY CSA1:[DUMP]
$COPY MYDTA.DAT,MYIMAGE.EXE CSA1:[DUMP]
$DISMOUNT CSA1:
```

When machine readable data is provided in another format, the user should include the exact commands that were used to write the data and the commands used to read it. Other formats cause problems and should not be used. For example, using FLX without the /IM switch will create a dump file that is completely unusable, because FLX eliminates all bytes of zero in a file.

All machine readable media submitted with SPRs will be returned to the customer.

WRITING SPRS (CONT)

4. System Environment

Every computer site runs a different type of workload. Some problems only appear under certain conditions. For example, some sites give different classes of users different base priorities. These sites may have problems that other sites do not. This information can be very important in resolving the problem, especially for system hangs or crashes.

The user should describe any special software packages being used. Any unusual hardware devices or user written drivers should also be mentioned.

Software version numbers should be included. For example, if there is a problem with accessing local symbols during a DEBUG session, the version numbers of DEBUG and all compilers/assemblers should be specified.

If any patches other than from maintenance updates are being used, they should be mentioned in the SPR.

5. User Analysis (Optional)

Optionally, the user may include an analysis of the problem. Any useful miscellaneous information should be included such as, "Without xyz's happening, the problem could not be reproduced" or "On version Vx.y, this problem does not occur."

6. Problem Specific Information to Include

Solving different types of problems will require different kinds of information. The following table shows the information typically needed for different types of problems.

WRITING SPRS (CONT)

Problem	Information to Include
System bugcheck/crash	<p>A machine readable copy of the system dump file MUST be included.* (Output from the SDA utility should NOT be sent because it usually does not include enough information to resolve the problem.)</p> <p>A copy of the error log at the time of the error should also be included because many system problems are triggered by hardware errors.**</p>
Machine check	<p>On a machine check, include a copy of the error log.**</p> <p>A machine readable copy of the system dump file should also be included.*</p>
System hang	<p>When a system appears "hung" (no response on any terminals), the system should be manually crashed and the system dump file included with the SPR.</p> <p>When the system is shut down in this way, the console listing is very important and should be included with the SPR.</p> <p>On the VAX-11/780 console terminal, enter:</p> <pre>^P HALT @CRASH</pre> <p>On the VAX-11/750 console terminal, enter:</p> <pre>^P E P E/I O E E E D/G F FFFFFFFF D P 1F0000 C</pre>

WRITING SPRS (CONT)

This will cause the system to bug-check in what is recognized by VMS developers as a forced crash.

A description of the currently running workload should also be included.

Executive

If the user suspects a problem with executive code, include the active values of the system parameters. These can be obtained by invoking SYSGEN and entering both the SHOW/ALL and SHOW/SPECIAL commands.

A machine readable copy of the source program showing the problem plus libraries, require files, and build files should also be included, if possible.

Include a copy of the error log at the time of the problem.**

Devices

For any suspected device or device driver error, include a copy of the error log at the time of the problem.**

Files

If the problem appears to be with a file, information (DIRECTORY/FULL) on that file and its directory should be included. If possible, include a machine readable copy of the file itself.

Intermittent

For a problem that is intermittent or that cannot be reproduced, include a copy of the error log at the time of the problem.**

WRITING SPRS (CONT)

Problem	Information to Include
Command language interpreters	When submitting an SPR on a command language interpreter, it is important to show all symbols (SHOW SYMBOL/ALL/GLOBAL) and logical names (SHOW LOGICAL/ALL) defined on the system.
Job controller	If the job controller aborts, it will print a message on the console and write a file named SYSS\$SYSTEM:SNAPSHOT.DAT. The user should include the console printout and a machine readable copy of the SNAPSHOT.DAT file.
Librarian	<p>If the user encounters a problem with the LIBRARIAN, include the following information:</p> <ol style="list-style-type: none">1. A machine readable copy of the library itself2. Machine readable copies of all input files to the library3. Information (DIRECTORY/FULL) on the library file4. Information (LIBRARY/LIST/FULL) on the library contents <p>If the problem can be duplicated at will, include the scenario and any command files used.</p>
Linker	If the user encounters a problem with the LINKER, include machine readable copies of the object files and libraries used in the link along with a full map (LINK/MAP/FULL).
DECnet	For a DECnet problem, supply configurations of the systems involved in the problem. This information should include the version numbers of the operating systems and DECnet, the hardware on both systems, and the patch level of the DECnet software on the non-VMS system, if applicable.

WRITING SPRS (CONT)

Problem	Information to Include
Terminals	<p>If the user suspects a problem with the terminal driver, provide the following information:</p> <ol style="list-style-type: none">1. A list of terminal characteristics (SHOW TERMINAL)2. The type of terminal3. The type of modem (if any)4. Any special front end equipment5. Any unusual terminal configuration <p>If the problem involves remote file access, it is often useful for the maintainer to know if the same or a similar operation can be performed from a different account, or with the source and destination nodes reserved.</p>
Compiler/assembler	<p>If the user encounters a problem with the assembler or a compiler, include the source program that caused the problem. (It is very important to include all require files and libraries that are referenced by the source program, also.)</p> <p>It is especially important to limit the scope of the problem when submitting SPRs on compilers.</p> <p>Include the version number of the compiler and the version number of the operating system.</p> <p>*The raw data file (SYS\$SYSTEM:SYSDUMP.DMP), not the formatted output from the SDA utility, should be included. Formatted output usually does not include all the information needed to solve the problem.</p> <p>**The raw data file (SYS\$SYSDISK:[SYSERR]ERRLOG.SYS), not the formatted output from the SYE utility, should be included. Formatted output often does not include all the information needed to solve the problem.</p>

WRITING SPRS (CONT)

The following SPR priority explanations should be used as a guideline for determining the priority of an SPR:

1. **Most** production work cannot be run. Functions/jobs that are not usable are a major use of system, system will not boot, necessary peripherals cannot be used as intended.
2. **Some** production work cannot be run. Certain jobs/functions are not usable, performance degraded, installation has insufficient excess capacity.
3. **All** production work can be run with some impact on user. Significant manual intervention required, extra procedures, performance degraded but installation has excess capacity.
4. **All** production work can be run with no significant impact on user. Problem can be easily patched, simple bypass procedure exists.
5. **No** system modifications needed to return to normal production. Suggestion, consultation, documentation error.

GENERAL NOTES

VAX-11/750 TROUBLESHOOTING TIPS

1. When troubleshooting, place the console power-on action switch in the HALT position. If you do not, the CPU will try to reboot if a CPU halt occurs for any reason.
2. If the console prompt does not appear when power is turned on, insert the RDM module and type D. The RDM prompt (RDM>) should appear.

Stop the clock by typing 'STO' followed by a carriage return (<RET>). The address of the last control store location accessed will be printed. If the address is 0, dc low is asserted. If the address is X8XX, ac low is probably asserted and the microcode is in a loop waiting for it to deassert.

First ac low is asserted by the power supply. The memory controller then asserts it until all memory locations have been cleared. Typing 'TRACE<RET>' after the RDM prompt prints a trace of the last 64 control store addresses referenced. This is very useful if the CPU is hung in a loop.

3. Turn off cache (>>>D/I 25 l<RET>), then try to examine and deposit locations in memory and on the UNIBUS from the console prompt (>>>). Also examine and deposit the RH750 if one is present.

If memory cannot be examined from the console prompt, type D and see if it is accessible from the RDM prompt. This should determine whether the CMI and memory are working or not. Remember, UNIBUS locations cannot be accessed from the RDM prompt.

The UNIBUS exerciser terminator (UET) is always present on the first UNIBUS, so it should be possible to examine or deposit the address register at location FFF460. (The location is FBF460 for the internal programmable exerciser control (IPEC) on the second UNIBUS.) The console default should be set to physical addressing and word mode when accessing to UNIBUS address space, which is "1111 11XX XXXX XXXX XXXX" where X makes up the 18-bit binary address. (See Chapter 2, UBI and SUB Registers.)

4. Run a parity test on the control store by typing 'PAR 0' from the RDM prompt. This checks control store parity in sequential locations starting with location 0. A halt with a parity error in any address other than 17FD (hex) indicates a problem in the control store.

GENERAL NOTES (CONT)

5. Always run the DPM microdiagnostics before the microdiagnostics. (See Chapter 6, RDM Installation Tests.)
6. Make sure that the system has the latest revision microcode and the latest FCOS are installed. This can be checked by an examine of the SID register (>>>E/I 3E <RET>). The bit fields of the SID register are as follows. (The revision levels shown are current as of the date of this document.)

Bits <31:24> = Type code (the VAX-11/750 = 2)
Bits <15:08> = Microcode revision (currently = 5E)
Bits <07:00> = Hardware revision (currently = 3)

Refer to Speed Bulletins 174, 175, and 207 for latest FCOS to date.

7. The current revisions for microdiagnostics are:

ECKAA	-	Rev. 6.0	Microdiagnostic Monitor (MICMON)
ECKAB	-	Rev. 6.1	Micro DPM
ECKAC	-	Rev. 5.0	Micro MIC

8. ECKAM does not test the first memory array module. The first 256-kilobyte array is tested by the MIC microdiagnostics.
9. Earlier versions of ECKAM may not report single bit errors or find some dual addressing errors. Check periodically to find out when the updated version will be available.
10. Cache parity errors in the VAX-11/750 cause a machine check to occur at location SCBB +4. This can be treated as a fatal error. Unlike the VAX-11/780, the VAX-11/750 does not attempt to obtain good data from memory on a cache parity error.

GENERAL NOTES (CONT)

DW750 INSTALLATION

The DW750 is typically installed in slot 7 of the extended hex backplane to make cable routing easier and to place the SUB at first priority in the bus grant chain.

CAUTION

Refer to the DW750 installation procedure that specifies use of the VELOSTAT mat kit to prevent damage from static discharge. Also see figures and tables in Chapter 8 under the headings Bus Grant Chain and Continuity Jumpers and MBA Installation Jumpers.

If one or more RH750 MASSBUS adapters are already in place, they must be moved down one slot and one CMI ARB level as shown in the following examples.

Example 1: MBAs Before DW750 Installation

Slot	Device	Base Address	CMI ARB Level
7	MBA 0	F28000	ARB 3
8	MBA 1	F2A000	ARB 2
9	--	(Spare)	ARB 1

Example 2: MBAs After DW750 Installation

Slot	Device	Base Address	CMI ARB Level
7	SUB	F32000	ARB 3
8	MBA 0	F28000	ARB 2
9	MBA 1	F2A000	ARB 1

UNIBUS EXERCISER (UBE) ON THE SECOND UNIBUS

The M7855 UBE module may be plugged into an SPC slot in the second UNIBUS expander box to test cabling and connectors.


UBE Base CMI Address: FBF000 (770000 octal)

UBE Vector: 510

CHAPTER 10

CHARTS AND MACROS

SYSTEM SCRATCHPAD LOGIC



RTEMP AND GPR FUNCTIONS

REG NO	RSRC	ASSIGNMENT/PURPOSE
0	00	DUAL PORT TEMP 0
1	01	DUAL PORT TEMP 1
2	02	DUAL PORT TEMP 2
3	03	DUAL PORT TEMP 3
4	04	DUAL PORT TEMP 4
5	05	DUAL PORT TEMP 5
6	06	DUAL PORT TEMP 6
7	07	DUAL PORT TEMP 7
8	08	R S-PAD TEMP 8
9	09	R S-PAD TEMP 9
10	0A	R S-PAD TEMP 10
11	0B	R S-PAD TEMP 11
12	0C	R S-PAD TEMP 12
13	0D	R S-PAD TEMP 13
14	0E	MEMORY MANAGEMENT TEMP 5
15	0F	MEMORY MANAGEMENT TEMP 1

REG NO	RSRC	ASSIGNMENT/PURPOSE
0	10	GPR 0
1	11	GPR 1
2	12	GPR 2
3	13	GPR 3
4	14	GPR 4
5	15	GPR 5
6	16	GPR 6
7	17	GPR 7
8	18	GPR 8
9	19	GPR 9
10	1A	GPR 10
11	1B	GPR 11
12	1C	GPR 12
13	1D	GPR 13
14	1E	STACK POINTER
15	1F	MICRO CODE TEMPORARY

TK-3068

PRIVILEGED IPR AND MTEMP FUNCTIONS

REG NO	RSRC	ASSIGNMENT/PURPOSE
0	20	KERNEL STACK POINTER
1	21	EXECUTIVE STACK POINTER
2	22	SUPERVISOR STACK POINTER
3	23	USER STACK POINTER
4	24	INTERRUPT STACK POINTER
5	25	PROCESS CONTROL BLOCK BASE
6	26	MEMORY MANAGEMENT TEMP 2
7	27	MEMORY MANAGEMENT TEMP 3
8	28	P0 BASE REGISTER
9	29	P0 LENGTH REGISTER
10	2A	P1 BASE REGISTER
11	2B	P1 LENGTH REGISTER
12	2C	SYSTEM BASE REGISTER
13	2D	SYSTEM LENGTH REGISTER
14	2E	NEXT INTERVAL REGISTER
15	2F	MEMORY MANAGEMENT TEMP 4

REG NO	MSRC	ASSIGNMENT/PURPOSE
0	00	DUAL PORT TEMP 0
1	01	DUAL PORT TEMP 1
2	02	DUAL PORT TEMP 2
3	03	DUAL PORT TEMP 3
4	04	DUAL PORT TEMP 4
5	05	DUAL PORT TEMP 5
6	06	DUAL PORT TEMP 6
7	07	DUAL PORT TEMP 7
8	08	M S-PAD TEMP 8
9	09	M S-PAD TEMP 9
10	0A	M S-PAD TEMP 10
11	0B	ERROR CODE, MEM FAULTS & ARITH TRAP
12	0C	FPD PACK ROUTINE OFFSET
13	0D	MEMORY MANAGEMENT TEMP 0
14	0E	SYSTEM CONTROL BLOCK BASE
15	0F	SOFTWARE INT SUMMARY REGISTER

TK-3069

RSRC ASSIGNMENTS

RSRC <5:0 > HEX	RAM-R REGISTER	OPERATION
00-0D	TEMP0-TEMP13	-
0E	MM.TEMP5	-
0F	MM.TEMP1	-
10-1D	R0-R13	-
1E	SP	-
1F	RTMPGPR	-
20	KSP	-
21	ESP	-
22	SSP	-
23	USP	-
24	ISP	-
25	PCBB	-
26	MM.TMP2	-
27	MM.TEMP3	-
28	P0BR	-
29	P0LR	-
2A	P1BR	-
2B	P1LR	-
2C	SBR	-
2D	SLR	-
2E	SPNICR.SPICR	-
2F	MM.TEMP4	-

TK-3060

RSRC ASSIGNMENTS (CONT)

RSRC <5:0> HEX	RAM-R REGISTER	OPERATION
30	TEMP.R	-
31	DST.R	-
32	IPR.R	-
33	CRP.R	-
34	(TEMP0)	-
35	(TEMP7)	LONLIT
36	(TEMP0)	ZERO
37	(TEMP0)	ZERO.CLRRBSP
38	TEMP.R0R1	-
39	DST.POR1	-
3A	IPR.R0R1	-
3B	GPR.R0R1	-
3C	TEMP.R+1	-
3D	DST.R+1	-
3E	IPR.R+1	-
3F	GPR.R+1	-

TK-3061

MSRC ASSIGNMENTS

MSRC<4:0> HEX	RAM-M REGISTER	OPERATION	DESCRIPTION
00-0A	TEM P0-TEMP10	-	MICROCODE TEMPORARIES
0B	ERRCOD	-	ERROR CODE
0C	F PDOFFSET	-	FPD PACK ROUTINE OFFSET
0D	MM.TEMP0	-	MEMORY MANAGEMENT TEMP
0E	SCBB	-	SYSTEM CONTROL BLOCK BASE
0F	SISR	-	SOFTWARE INT SUMMARY
10	TEMP.R	-	MTEMP INDEXED BY RNUM
11	TEMP.R +1	-	MTEMP INDEXED BY RNUM+1
12	(TEMP0)*	MDR	MBUS <... MDR
13	(TEMP0)*	WDR	MBUS <... WDR
14	(TEMP0)	PSHSUB	WRITE ... TO RBS
15	(TEMP0)	PSHADD	WRITE + TO RBS
16	(TEMP0)	WBUS RNUM	WBUS <... RNUM
17	(TEMP0)*	XB.PC PC+1	MBUS <... XB, PC <... PC+1 SIZE
18	(TEMP0)*	MA	MBUS <... MA
19		PC BACK	MBUS <... PC BACK
1A	(TEMP0)*	PC	MBUS <... PC
1B	(TEMP0)*	VA	MBUS <... VA
1C	(TEMP0)	READRBS	READ RBS
1D	(TEMP0)	RNUM WBUS	RNUM <... WBUS
1E	(TEMP0)	WB RBSP	WBUS <... RBSP
1F	(TEMP0)*	TB	MBUS <... TB DATA

TK-3079

CHARTS

```

; CHT094.MCR          MICRO2.IM(01)      1-SEP-82 13:33:09  CLOXX Rev 9.01, Clock rate = 160ns
; CHARTS.MIC          CHARTS.MIC

;498 .NOBIN "
;499 .TUC "
;500 " Fill in date for APR 1980
;501 " Correct some documentation and add a few charts
;502 " Correct some documentation
;503 " Add machine check logout end memory control and status registers.
;504 " Initial release.

;494 .TUC "CHARTS.MIC"
;495 .TUC "REVISION 19.0"
;496 ; J.Heom, G.Koeckhoven, C. E. McDOWELL, P. R. GUILBAULT
;497

```

CHARTS (CONT)

PSL Chart	Macro Level Charts	PSL Chart
1505	1505	1505
1506	1506	1506
1507	1507	1507
1508	1508	1508
1509	1509	1509
1510	1510	1510
1511	1511	1511
1512	1512	1512
1513	1513	1513
1514	1514	1514
1515	1515	1515
1516	1516	1516
1517	1517	1517
1518	1518	1518
1519	1519	1519
1520	1520	1520
1521	1521	1521
1522	1522	1522
1523	1523	1523
1524	1524	1524
1525	1525	1525
1526	1526	1526
1527	1527	1527
1528	1528	1528
1529	1529	1529
1530	1530	1530
1531	1531	1531
1532	1532	1532
1533	1533	1533
1534	1534	1534
1535	1535	1535
1536	1536	1536
1537	1537	1537
1538	1538	1538
1539	1539	1539
1540	1540	1540
1541	1541	1541
1542	1542	1542
1543	1543	1543
1544	1544	1544
1545	1545	1545
1546	1546	1546
1547	1547	1547
1548	1548	1548
1549	1549	1549
1550	1550	1550
1551	1551	1551
1552	1552	1552
1553	1553	1553
1554	1554	1554

265

CHARTS (CONT)

-TDC = Macro Level Charts		: Memory Status & Control Registers=	
1606	?	+	+
1607	?	CMERR	CMR ERROR REGISTER
1608	?	+	+
1609	?	CMERR	CMR ERROR REGISTER
1610	?	CMERR	CMR ERROR REGISTER
1611	?	CMERR	CMR ERROR REGISTER
1612	?	CMERR	CMR ERROR REGISTER
1613	?	CMERR	CMR ERROR REGISTER
1614	?	CMERR	CMR ERROR REGISTER
1615	?	CMERR	CMR ERROR REGISTER
1616	?	CMERR	CMR ERROR REGISTER
1617	?	CMERR	CMR ERROR REGISTER
1618	?	CMERR	CMR ERROR REGISTER
1619	?	CMERR	CMR ERROR REGISTER
1620	?	CMERR	CMR ERROR REGISTER
1621	?	CMERR	CMR ERROR REGISTER
1622	?	CMERR	CMR ERROR REGISTER
1623	?	CMERR	CMR ERROR REGISTER
1624	?	CMERR	CMR ERROR REGISTER
1625	?	CMERR	CMR ERROR REGISTER
1626	?	CMERR	CMR ERROR REGISTER
1627	?	CMERR	CMR ERROR REGISTER
1628	?	CMERR	CMR ERROR REGISTER
1629	?	CMERR	CMR ERROR REGISTER
1630	?	CMERR	CMR ERROR REGISTER
1631	?	CMERR	CMR ERROR REGISTER
1632	?	CMERR	CMR ERROR REGISTER
1633	?	CMERR	CMR ERROR REGISTER
1634	?	CMERR	CMR ERROR REGISTER
1635	?	CMERR	CMR ERROR REGISTER
1636	?	CMERR	CMR ERROR REGISTER
1637	?	CMERR	CMR ERROR REGISTER
1638	?	CMERR	CMR ERROR REGISTER
1639	?	CMERR	CMR ERROR REGISTER
1640	?	CMERR	CMR ERROR REGISTER
1641	?	CMERR	CMR ERROR REGISTER
1642	?	CMERR	CMR ERROR REGISTER
1643	?	CMERR	CMR ERROR REGISTER
1644	?	CMERR	CMR ERROR REGISTER
1645	?	CMERR	CMR ERROR REGISTER
1646	?	CMERR	CMR ERROR REGISTER
1647	?	CMERR	CMR ERROR REGISTER
1648	?	CMERR	CMR ERROR REGISTER
1649	?	CMERR	CMR ERROR REGISTER

1	650	1
2	651	2
3	652	3
4	653	4
5	654	5
6	655	6
7	656	7
8	657	8
9	658	9
10	659	10
11	660	11
12	661	12
13	662	13
14	663	14
15	664	15
16	665	16
17	666	17
18	667	18
19	668	19
20	669	20
21	670	21
22	671	22
23	672	23
24	673	24
25	674	25
26	675	26
27	676	27
28	677	28
29	678	29
30	679	30
31	680	31
32	681	32
33	682	33
34	683	34
35	684	35
36	685	36
37	686	37
38	687	38
39	688	39
40	689	40
41	690	41

1	650	1
2	651	2
3	652	3
4	653	4
5	654	5
6	655	6
7	656	7
8	657	8
9	658	9
10	659	10
11	660	11
12	661	12
13	662	13
14	663	14
15	664	15
16	665	16
17	666	17
18	667	18
19	668	19
20	669	20
21	670	21
22	671	22
23	672	23
24	673	24
25	674	25
26	675	26
27	676	27
28	677	28
29	678	29
30	679	30
31	680	31
32	681	32
33	682	33
34	683	34
35	684	35
36	685	36
37	686	37
38	687	38
39	688	39
40	689	40
41	690	41

CHARTS (CONT)

: Machine Check Logout Stack"		: Machine Check Exception Stack		LOGOUT TABLE	
: IOC = Macro Level Charts					
1691	(SP)	LENGTH	PARAMETER	0000000028	SUMMARY
1692	(SP)+4	SUMMARY	PARAMETER	00000000XX	PARAMETER
1693	(SP)+8	PC	at time of error	XXXXXXXXXX	1 = CS Parity Error
1694	(SP)+C	MOR		XXXXXXXXXX	2 = Memory Error, Cache Parity,
1695	(SP)+10	SAVED	MODE	REG	time Out, or IBUF parity
1696	(SP)+14	RTO		00000000XX	6 = Micro-sequencing error,
1697	(SP)+18	TRGR		00000000XX	entered filler micro-code
1698	(SP)+20	CRER		00000000XX	7 = Bad IRD
1699	(SP)+24	WCESS		00000000XX	
1700	(SP)+28	PC		XXXXXXXXXX	
1701	(SP)+30	PSL		XXXXXXXXXX	
1702	(SP)+32				
1703	(SP)+34				
1704	(SP)+36				
1705	(SP)+38				
1706	(SP)+40				

CHARTS (CONT)

```

?707 ?
?708 ?
?709 ?
?710 ?
?711 ?
?712 ?
?713 ?
?714 ?
?715 ?
?716 ?
?717 ?
?718 ?
?719 ?
?720 ?
?721 ?
?722 ?
?723 ?
?724 ?
?725 ?
?726 ?
?727 ?
?728 ?
?729 ?
?730 ?
?731 ?
?732 ?
?733 ?
?734 ?
?735 ?
?736 ?
?737 ?
?738 ?
?739 ?
?740 ?
?741 ?
?742 ?
?743 ?
?744 ?
?745 ?
?746 ?
?747 ?
?748 ?
?749 ?

+-----+ READ LOCK TIMEOUT REGISTER +X18(SP) |
+-----+
13 2 2 2 2 2 2 2 1 1 1 1 1 0 0 0 0 0 0 0
11 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
+-----+ MBZ +-----+
+-----+

Read Lock Time Out on CMI -----+
+-----+

+-----+ SAVED CPU MODE REGISTER +X14(SP) |
+-----+
13 2 2 2 2 2 2 2 1 1 1 1 1 1 0 0 0 0 0 0 0
11 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
+-----+ MBZ +-----+
+-----+

Read Reference = 1, Modify Reference = 0 -----+ |
Virtual Reference = 0, Physical Reference = 1 -----+ |
Saved CPU Mode <110>, 00 = Kernel -----+ |
01 = Exec -----+ |
10 = Supervisor -----+ |
11 = User -----+ |

+-----+ BUS ERROR REGISTER +X24(SP) |
+-----+
13 2 2 2 2 2 2 2 1 1 1 1 1 1 0 0 0 0 0 0 0
11 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
+-----+ MBZ +-----+
+-----+

Memory Error -----+ |
Uncorrectable Error -----+ |
Lost Error -----+ |
Corrected Data Error -----+ |

```

CHARTS (CONT)

.TOC " Macro Level Charts		: System Control Block*		I/E	
Vector	Description	IPL	I/E		
750	Not Used	-	-		
751	Machine Check	1F	E		
752	Kernel Stack Invalid	1F	E		
753	Power Fail	1E	E		
754	Power Fail	1E	E		
755	Customer Code XFC	-	E		
756	Reserved Operand	-	E		
757	Reserved Address Mode	-	E		
758	Access Violation	-	E		
759	Translation Invalid	-	E		
760	Trace Trap	-	E		
761	Checkpoint Opcode	-	E		
762	Checkpoint Opcode	-	E		
763	Arithmetic Trap	-	E		
764	CHKM	-	E		
765	CHKM	-	E		
766	CHKM	-	E		
767	CHKM	-	E		
768	CHKM	-	E		
769	CHKM	-	E		
770	CHKM	-	E		
771	CHKM	-	E		
772	Corrected Read Data	1A	I		
773	Write Bus Error	1D	I		
774	Soft Interrupt	1	I		
775	Soft Interrupt	2	I		
776	Soft Interrupt	3	I		
777	Soft Interrupt	4	I		
778	Soft Interrupt	5	I		
779	Soft Interrupt	6	I		
780	Soft Interrupt	7	I		
781	Soft Interrupt	8	I		
782	Soft Interrupt	9	I		
783	Soft Interrupt	A	I		
784	Soft Interrupt	B	I		
785	Soft Interrupt	C	I		
786	Soft Interrupt	D	I		
787	Soft Interrupt	E	I		
788	Soft Interrupt	F	I		
789	Interval timer	1A	I		
790	Interval timer	1B	I		
791	Interval timer	1C	I		
792	Interval timer	1D	I		
793	Console Receive	14	I		
794	Console Transmit	14	I		
795	MASSBUS	14-17	I		
796	Unibus	14-17	I		
797	MASSBUS	14-17	I		
798	MASSBUS	14-17	I		
799	MASSBUS	14-17	I		
800	MASSBUS	14-17	I		

* Macro VECTOR BITS<10> = 0 ; Process Interrupt on Kernel Stack unless PSU <15> = 1
 * Macro VECTOR BITS<10> = 1 ; Process Interrupt on Kernel Stack
 * Macro VECTOR BITS<10> = 2 ; Process Interrupt on Kernel Stack
 * Macro VECTOR BITS<10> = 3 ; Halt Processor

CHARTS (CONT)

```

1801 .TOC " Macro Level Charts
1802
1803 : Massbus and Unibus Vector Generation"
1804
1805 ? MASSBUS VECTORS
1806 MDR after CMI WRITE VECTOR from a Massbus Adaptor
1807
1808 +-----+
1809 | 13 3 2 2 2 2 2 2 1 1 1 1 1 1 0 0 0 0 0 0 0 0 | XX = The encoded priority plug BR. XX = 00 for BR4
1810 | 11 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 | = 01 for BR5
1811 | +-----+ | = 10 for BR6
1812 | | = 11 for BR7
1813 | |
1814 | | YY = The MBA address jumper selection.
1815 | | YY = 00 for MBA 0
1816 | | = 01 for MBA 1
1817 | | = 10 for MBA 2
1818
1819 ? UNIBUS VECTORS
1820 MDR after CMI WRITE VECTOR from UBI 0
1821
1822 +-----+
1823 | 10 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | ZZZZZZZZ = The Unibus vector
1824 | |
1825 | |
1826 MDR after CMI WRITE VECTOR from UBI 1
1827
1828 +-----+
1829 | 11 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
1830 | |
1831 | |
1832 | |
1833 | |
1834 | |
1835 | |
1836 | |
1837 | |
1838 | |
1839 | |
1840 | |
1841 | |
1842 | |
1843 | |
1844 | |
1845 | |
1846 | |
1847 | |
1848 | |
1849 | |
1850 | |
1851 | |
1852 | |
1853 | |
1854 | |
1855 | |
1856 | |
1857 | |
1858 | |
1859 | |
1860 | |
1861 | |
1862 | |
1863 | |
1864 | |
1865 | |
1866 | |
1867 | |
1868 | |
1869 | |
1870 | |
1871 | |
1872 | |
1873 | |
1874 | |
1875 | |
1876 | |
1877 | |
1878 | |
1879 | |
1880 | |
1881 | |
1882 | |
1883 | |
1884 | |
1885 | |
1886 | |
1887 | |
1888 | |
1889 | |
1890 | |
1891 | |
1892 | |
1893 | |
1894 | |
1895 | |
1896 | |
1897 | |
1898 | |
1899 | |
1900 | |
1901 | |
1902 | |
1903 | |
1904 | |
1905 | |
1906 | |
1907 | |
1908 | |
1909 | |
1910 | |
1911 | |
1912 | |
1913 | |
1914 | |
1915 | |
1916 | |
1917 | |
1918 | |
1919 | |
1920 | |
1921 | |
1922 | |
1923 | |
1924 | |
1925 | |
1926 | |
1927 | |
1928 | |
1929 | |
1930 | |
1931 | |
1932 | |
1933 | |
1934 | |
1935 | |
1936 | |
1937 | |
1938 | |
1939 | |
1940 | |
1941 | |
1942 | |
1943 | |
1944 | |
1945 | |
1946 | |
1947 | |
1948 | |
1949 | |
1950 | |
1951 | |
1952 | |
1953 | |
1954 | |
1955 | |
1956 | |
1957 | |
1958 | |
1959 | |
1960 | |
1961 | |
1962 | |
1963 | |
1964 | |
1965 | |
1966 | |
1967 | |
1968 | |
1969 | |
1970 | |
1971 | |
1972 | |
1973 | |
1974 | |
1975 | |
1976 | |
1977 | |
1978 | |
1979 | |
1980 | |
1981 | |
1982 | |
1983 | |
1984 | |
1985 | |
1986 | |
1987 | |
1988 | |
1989 | |
1990 | |
1991 | |
1992 | |
1993 | |
1994 | |
1995 | |
1996 | |
1997 | |
1998 | |
1999 | |
2000 | |

```

CHARTS (CONT)

*TUC	*	Tables and Charts	: Instruction Name vs Op Code=		FFS	EA	MOVQ	7D	reavtd
1825									reavtd 59
1826									reavtd 5A
1827									reavtd 5B
1828									reavtd 77
1829									reavtd 78
1830									reavtd 79
1831									reavtd 7A
1832									reavtd 7B
1833									reavtd 7C
1834									reavtd 7D
1835									reavtd 7E
1836									reavtd 7F
1837									reavtd 78
1838									reavtd 79
1839									reavtd 7A
1840									reavtd 7B
1841									reavtd 7C
1842									reavtd 7D
1843									reavtd 7E
1844									reavtd 7F
1845									reavtd 78
1846									reavtd 79
1847									reavtd 7A
1848									reavtd 7B
1849									reavtd 7C
1850									reavtd 7D
1851									reavtd 7E
1852									reavtd 7F
1853									reavtd 78
1854									reavtd 79
1855									reavtd 7A
1856									reavtd 7B
1857									reavtd 7C
1858									reavtd 7D
1859									reavtd 7E
1860									reavtd 7F
1861									reavtd 78
1862									reavtd 79
1863									reavtd 7A
1864									reavtd 7B
1865									reavtd 7C
1866									reavtd 7D
1867									reavtd 7E
1868									reavtd 7F

CHARTS (CONT)

•.TDC " Tables and Charts : ESCD Instruction Name vs Op Code(Two byte OP Codes F0xx)•

1869	ACG	4F	SKDGH 74	resvd 15	resvd 3C	resvd 93	resvd BA	resvd 0F
1870	ADG	50	SKDGH 75	resvd 16	resvd 3D	resvd 94	resvd BB	resvd 10
1871	ADDG	51	ANEGH 72	resvd 17	resvd 3E	resvd 95	resvd BC	resvd 11
1872	ADDG	41	MOVAH 7E	resvd 18	resvd 3F	resvd 96	resvd BD	resvd 12
1873	ADDG	60	MOVAO 7E	resvd 19	resvd 57	resvd 97	resvd BE	resvd 13
1874	ADDH	61	MOVAV 50	resvd 1A	resvd 58	resvd 9A	resvd BF	resvd 14
1875	ADDH	7C	MOVH 70	resvd 1B	resvd 59	resvd 9B	resvd C0	resvd 15
1876	CLRH	7C	MOVH 70	resvd 1C	resvd 5A	resvd 9C	resvd C1	resvd 16
1877	CMFG	51	MUDG 44	resvd 1D	resvd 5B	resvd 9D	resvd C2	resvd 17
1878	CMFG	4C	MUDG 44	resvd 1E	resvd 5C	resvd 9E	resvd C3	resvd 18
1879	CMFG	4C	MULH 64	resvd 1F	resvd 5D	resvd 9F	resvd C4	resvd 19
1880	CMFG	4C	MULH 64	resvd 20	resvd 5E	resvd A0	resvd C5	resvd 1A
1881	CMFG	6C	MULH 65	resvd 21	resvd 5F	resvd A1	resvd C6	resvd 1B
1882	POLYG	55	POLYG 55	resvd 22	resvd 77	resvd A2	resvd C7	resvd 1C
1883	POLYG	92	POLYG 75	resvd 23	resvd 78	resvd A3	resvd C8	resvd 1D
1884	POLYG	98	POLYG 75	resvd 24	resvd 79	resvd A4	resvd C9	resvd 1E
1885	POLYG	98	POLYG 75	resvd 25	resvd 7A	resvd A5	resvd CA	resvd 1F
1886	POLYG	33	POLYG 75	resvd 26	resvd 7B	resvd A6	resvd CB	resvd 20
1887	POLYG	46	POLYG 75	resvd 27	resvd 7C	resvd A7	resvd CC	resvd 21
1888	POLYG	46	POLYG 75	resvd 28	resvd 7D	resvd A8	resvd CD	resvd 22
1889	POLYG	49	POLYG 75	resvd 29	resvd 7E	resvd A9	resvd CE	resvd 23
1890	POLYG	68	POLYG 75	resvd 2A	resvd 7F	resvd AA	resvd CF	resvd 24
1891	POLYG	F7	POLYG 75	resvd 2B	resvd 80	resvd AB	resvd D0	resvd 25
1892	POLYG	F6	POLYG 75	resvd 2C	resvd 81	resvd AC	resvd D1	resvd 26
1893	POLYG	76	POLYG 75	resvd 2D	resvd 82	resvd AD	resvd D2	resvd 27
1894	POLYG	6A	POLYG 75	resvd 2E	resvd 83	resvd AE	resvd D3	resvd 28
1895	POLYG	4E	POLYG 75	resvd 2F	resvd 84	resvd AF	resvd D4	resvd 29
1896	POLYG	6E	POLYG 75	resvd 30	resvd 85	resvd B0	resvd D5	resvd 2A
1897	POLYG	6E	POLYG 75	resvd 31	resvd 86	resvd B1	resvd D6	resvd 2B
1898	POLYG	68	POLYG 75	resvd 32	resvd 87	resvd B2	resvd D7	resvd 2C
1899	POLYG	68	POLYG 75	resvd 33	resvd 88	resvd B3	resvd D8	resvd 2D
1900	POLYG	68	POLYG 75	resvd 34	resvd 89	resvd B4	resvd D9	resvd 2E
1901	POLYG	68	POLYG 75	resvd 35	resvd 8A	resvd B5	resvd DA	resvd 2F
1902	POLYG	68	POLYG 75	resvd 36	resvd 8B	resvd B6	resvd DB	resvd 30
1903	POLYG	68	POLYG 75	resvd 37	resvd 8C	resvd B7	resvd DC	resvd 31
1904	POLYG	68	POLYG 75	resvd 38	resvd 8D	resvd B8	resvd DD	resvd 32
1905	POLYG	68	POLYG 75	resvd 39	resvd 8E	resvd B9	resvd DE	resvd 33
1906	POLYG	68	POLYG 75	resvd 40	resvd 8F	resvd BA	resvd DF	resvd 34
1907	POLYG	68	POLYG 75	resvd 41	resvd 90	resvd BB	resvd E0	resvd 35
1908	POLYG	68	POLYG 75	resvd 42	resvd 91	resvd BC	resvd E1	resvd 36
1909	POLYG	68	POLYG 75	resvd 43	resvd 92	resvd BD	resvd E2	resvd 37
1910	POLYG	68	POLYG 75	resvd 44	resvd 93	resvd BE	resvd E3	resvd 38
1911	POLYG	68	POLYG 75	resvd 45	resvd 94	resvd BF	resvd E4	resvd 39

CHARTS (CONT)

.TOC	*	Tables and Charts	: Op Code vs Instruction Name*
1912	?	00 HALT	6E CXTLD
1913	?	01 NOP	48 CVTFB
1914	?	02 REI	49 CVTFM
1915	?	03 RET	4A CVTFL
1916	?	04 RET	4B CVTRFL
1917	?	05 RST	4C CVTFB
1918	?	06 RST	4D CVTFM
1919	?	07 RST	4E CVTLF
1920	?	08 RST	4F CVTFL
1921	?	09 RST	50 CVTFB
1922	?	10 RST	51 CVTFM
1923	?	11 RST	52 MNECF
1924	?	12 RST	53 TSIF
1925	?	13 RST	54 ENDF
1926	?	14 RST	55 POLYF
1927	?	15 RST	56 CVTFD
1928	?	16 RST	57 CVTFM
1929	?	17 RST	58 LST
1930	?	18 RST	59 LST
1931	?	19 RST	5A LST
1932	?	20 RST	5B LST
1933	?	21 RST	5C LST
1934	?	22 RST	5D LST
1935	?	23 RST	5E LST
1936	?	24 RST	5F LST
1937	?	25 RST	60 LST
1938	?	26 RST	61 LST
1939	?	27 RST	62 LST
1940	?	28 RST	63 LST
1941	?	29 RST	64 LST
1942	?	30 RST	65 LST
1943	?	31 RST	66 LST
1944	?	32 RST	67 LST
1945	?	33 RST	68 LST
1946	?	34 RST	69 LST
1947	?	35 RST	70 LST
1948	?	36 RST	71 LST
1949	?	37 RST	72 LST
1950	?	38 RST	73 LST
1951	?	39 RST	74 LST
1952	?	40 RST	75 LST
1953	?	41 RST	76 LST
1954	?	42 RST	77 LST
1955	?	43 RST	78 LST

CHARTS (CONT)

: ESDC Op Code vs Instruction Name(Two Byte op codes F0xx)"

Tables and Charts

.TOC *

1956	1	00	resvrd	4A	CVTGL	6F	ACBH	91	resvrd	B6	resvrd	DB	resvrd
1957	2	01	resvrd	4B	CVTRGL	70	MOVH	92	resvrd	B7	resvrd	DC	resvrd
1958	3	02	resvrd	4C	CVTBG	71	CMPH	93	resvrd	B8	resvrd	DD	resvrd
1959	4	03	resvrd	4D	CVTMC	72	MNGCH	94	resvrd	B9	resvrd	DE	resvrd
1960	5	04	resvrd	4E	CVTLC	73	TSICH	95	resvrd	BA	resvrd	DF	resvrd
1961	6	05	resvrd	4F	CVTMC	74	TSICH	96	resvrd	BB	resvrd	E0	resvrd
1962	7	06	resvrd	50	MOVH	75	POLYH	97	resvrd	BC	resvrd	E1	resvrd
1963	8	07	resvrd	51	CMPC	76	CVTHG	98	CVTPH	BD	resvrd	E2	resvrd
1964	9	08	resvrd	52	MNGG	77	resvrd	99	CVTEG	BE	resvrd	E3	resvrd
1965	10	09	resvrd	53	TSIG	78	resvrd	9A	resvrd	BF	resvrd	E4	resvrd
1966	11	0A	resvrd	54	EMDGG	79	resvrd	9B	resvrd	C0	resvrd	E5	resvrd
1967	12	0B	resvrd	55	POLYH	7A	resvrd	9C	resvrd	C1	resvrd	E6	resvrd
1968	13	0C	resvrd	56	CVTGH	7B	resvrd	9D	resvrd	C2	resvrd	E7	resvrd
1969	14	0D	resvrd	57	CVTGH	7C	CLRD	9E	resvrd	C3	resvrd	E8	resvrd
1970	15	0E	resvrd	58	TSICH	7D	MOVH	9F	resvrd	C4	resvrd	E9	resvrd
1971	16	0F	resvrd	59	resvrd	7E	MOVH	A0	resvrd	C5	resvrd	EA	resvrd
1972	17	10	resvrd	5A	resvrd	7F	MOVH	A1	resvrd	C6	resvrd	EB	resvrd
1973	18	11	resvrd	5B	resvrd	7F	PUSHAH	A2	resvrd	C7	resvrd	EC	resvrd
1974	19	12	resvrd	5C	resvrd	7F	PUSHAH	A3	resvrd	C8	resvrd	ED	resvrd
1975	20	13	resvrd	5D	resvrd	80	resvrd	A4	resvrd	C9	resvrd	EE	resvrd
1976	21	14	resvrd	5E	resvrd	81	resvrd	A5	resvrd	CA	resvrd	EF	resvrd
1977	22	15	resvrd	5F	resvrd	82	resvrd	A6	resvrd	CB	resvrd	F0	resvrd
1978	23	16	resvrd	60	ADPH2	83	resvrd	A7	resvrd	CC	resvrd	F1	resvrd
1979	24	17	resvrd	61	ADPH3	84	resvrd	A8	resvrd	CD	resvrd	F2	resvrd
1980	25	18	resvrd	62	SUBH2	85	resvrd	A9	resvrd	CE	resvrd	F3	resvrd
1981	26	19	resvrd	63	SUBH3	86	resvrd	AA	resvrd	CF	resvrd	F4	resvrd
1982	27	1A	resvrd	64	MULH2	87	resvrd	AB	resvrd	D0	resvrd	F5	resvrd
1983	28	1B	resvrd	65	MULH3	88	resvrd	AC	resvrd	D1	resvrd	F6	resvrd
1984	29	1C	resvrd	66	DLVH2	89	resvrd	AD	resvrd	D2	resvrd	F7	resvrd
1985	30	1D	resvrd	67	DLVH3	90	resvrd	AE	resvrd	D3	resvrd	F8	resvrd
1986	31	1E	resvrd	68	CVTHL	91	resvrd	AF	resvrd	D4	resvrd	F9	resvrd
1987	32	1F	resvrd	69	CVTHL	92	resvrd	B0	resvrd	D5	resvrd	FA	resvrd
1988	33	20	resvrd	6A	CVTHL	93	resvrd	B1	resvrd	D6	resvrd	FB	resvrd
1989	34	21	resvrd	6B	CVTHL	94	resvrd	B2	resvrd	D7	resvrd	FC	resvrd
1990	35	22	resvrd	6C	CVTHL	95	resvrd	B3	resvrd	D8	resvrd	FD	resvrd
1991	36	23	resvrd	6D	CVTHL	96	resvrd	B4	resvrd	D9	resvrd	FE	resvrd
1992	37	24	resvrd	6E	CVTHL	97	resvrd	B5	resvrd	DA	resvrd	FF	resvrd

CHARTS (CONT)

Tables and charts : Compatibility mode opcode chart*						
TUC	16-bit Opcode	Legal Instruct.	Faulting Instructions	16-bit Opcode	Legal Instruct.	Faulting Instructions
1999	000000		HALT (Rsvrd inst fault)	050000-057777	BIS	
1000	000001		WAIT (Rsvrd inst fault)	060000-067777	ADD	
1001	000002	RTI		070000-077777	MOV	
1002	000003		SPT (RPT inst fault)	080000-087777	DIV	
1003	000004		LOT (LOT inst fault)	090000-097777	ASH	
1004	000005		RESET (Rsvrd inst fault)	0A0000-0A7777	ASHC	
1005	000006	RTT		0B0000-0B7777	XOR	
1006	000007		MFPT (Rsvrd inst fault)	0C0000-0C7777	FADD (Rsvrd inst fault)	
1007	000010-000017		Unused (Rsvrd inst fault)	0D0000-0D7777	FSUB (Rsvrd inst fault)	
1008	000018-000019	JMP	(Illegal inst fault)	0E0000-0E7777	FMUL (Rsvrd inst fault)	
1009	000020-000021			0F0000-0F7777	FDIV (Rsvrd inst fault)	
1010	000022-000023	RIS		100000-107777	Unused	
1011	000024-000025		Unused (Rsvrd inst fault)	110000-117777	Unused	
1012	000026-000027		SPL (Rsvrd inst fault)	120000-127777	XTD ENS (Rsvrd inst fault)	
1013	000028-000029	NOP		130000-137777	SQB	
1014	000030-000031	CLR CC'S		140000-147777	BPL	
1015	000032-000033	SET CC'S		150000-157777	BMI	
1016	000034-000035	SWAB		160000-167777	BHI	
1017	000036-000037	BR		170000-177777	BLOS	
1018	000038-000039	BR		180000-187777	BVS	
1019	000040-000041	BEG		190000-197777	BVC	
1020	000042-000043	BEG		1A0000-1A7777	BCC,BHIS	
1021	000044-000045	BGT		1B0000-1B7777	BCC,BLOS	
1022	000046-000047	BGT		1C0000-1C7777	EMT (BPT inst fault)	
1023	000048-000049	BGT		1D0000-1D7777	TRAP (TRAP inst fault)	
1024	000050-000051	BLE		1E0000-1E7777		
1025	000052-000053	BLE		1F0000-1F7777		
1026	000054-000055	BLE				
1027	000056-000057	BLE				
1028	000058-000059	BLE				
1029	000060-000061	JSR	(Illegal inst fault)			
1030	000062-000063	JSR				
1031	000064-000065	JSR				
1032	000066-000067	JSR				
1033	000068-000069	JSR				
1034	000070-000071	JSR				
1035	000072-000073	JSR				
1036	000074-000075	JSR				
1037	000076-000077	JSR				
1038	000078-000079	JSR				
1039	000080-000081	JSR				
1040	000082-000083	JSR				
1041	000084-000085	JSR				
1042	000086-000087	JSR				
1043	000088-000089	JSR				
1044	000090-000091	JSR				
1045	000092-000093	JSR				
1046	000094-000095	JSR				
1047	000096-000097	JSR				
1048	000098-000099	JSR				
1049	000100-000101	MOV				
1050	000102-000103	CMP				
1051	000104-000105	BIT				
1052	000106-000107	BIC				
1053	000108-000109	BIC				

CHARTS (CONT)

*TQC * Macro Level Charts		: Operand Specifier Addressing Modes*									
General Register Addressing											
1054	?	7	4	3	0						
1055	?	7	4	3	0						
1056	?	7	4	3	0						
1057	?	7	4	3	0						
1058	?	7	4	3	0						
1059	?	7	4	3	0						
1060	?	7	4	3	0						
1061	?	7	4	3	0						
1062	?	7	4	3	0						
1063	?	7	4	3	0						
1064	?	7	4	3	0						
1065	?	7	4	3	0						
1066	?	7	4	3	0						
1067	?	7	4	3	0						
1068	?	7	4	3	0						
1069	?	7	4	3	0						
1070	?	7	4	3	0						
1071	?	7	4	3	0						
1072	?	7	4	3	0						
1073	?	7	4	3	0						
1074	?	7	4	3	0						
1075	?	7	4	3	0						
1076	?	7	4	3	0						
1077	?	7	4	3	0						
1078	?	7	4	3	0						
1079	?	7	4	3	0						
1080	?	7	4	3	0						
1081	?	7	4	3	0						
1082	?	7	4	3	0						
1083	?	7	4	3	0						
1084	?	7	4	3	0						
1085	?	7	4	3	0						
1086	?	7	4	3	0						
1087	?	7	4	3	0						
1088	?	7	4	3	0						
1089	?	7	4	3	0						
1090	?	7	4	3	0						
1091	?	7	4	3	0						
1092	?	7	4	3	0						
1093	?	7	4	3	0						
1094	?	7	4	3	0						
1095	?	7	4	3	0						
1096	?	7	4	3	0						
1097	?	7	4	3	0						
1098	?	7	4	3	0						
1099	?	7	4	3	0						
1100	?	7	4	3	0						
1101	?	7	4	3	0						
1102	?	7	4	3	0						
1103	?	7	4	3	0						
1104	?	7	4	3	0						
1105	?	7	4	3	0						
1106	?	7	4	3	0						
1107	?	7	4	3	0						

CHARTS (CONT)

```

11108 .TOC = Macro Level Charts
11109
11110 ; E [QUALIFIER-LIST] [ESP] <ADDRESS> <CR> ; Examine
11111 ; D [QUALIFIER-LIST] [ESP] <ADDRESS> <SP> <DATA> <CR> ; Deposit
11112 ; Qualifiers : /B ; Size is Byte
11113 ; /W ; Size is Word
11114 ; /L ; Size is Long
11115 ; /V ; Virtual Address
11116 ; /P ; Physical Address
11117 ; /I ; IPR
11118 ; /GPR ; GPR
11119
11120 ; Address : Hex Number
11121 ; P ; The PSL
11122
11123 ; E <CR> ; Examine Next Location
11124
11125 ; D <SP> + <SP> <DATA> <SP> <CR> ; Deposit Next Location
11126
11127 ; H <CR> ; HALT (No-op)
11128
11129 ; I <CR> ; Initialize
11130
11131 ; T <CR> ; Execute Micro Verify Sequence
11132
11133 ; C <CR> ; Continue the Processor
11134
11135 ; N <CR> ; Single Step
11136
11137 ; B [QUALIFIER-LIST] [ESP] ddcc j <CR> ; Boot
11138 ; Qualifiers : /X ; Inhibit Execution of Microverify Sequence
11139 ; /Hex Number ; Boot Control Flags (RS)
11140 ; dd ; Device
11141 ; c ; Adapter
11142 ; u ; Unit number
11143
11144 ; S <SP> <ADDRESS> <CR> ; Initialize the Processor ; Start
11145 ; ; PC <- Address
11146 ; ; Start the Processor
11147
11148 ; X <SP> <ADDRESS> <SP> <COUNT> <CR> <CKSUM1> <DATA> <CKSUM2> ; Binary Load
11149 ; Address ; Start Address of Load
11150 ; Count ; Count of Bytes (Unsigned 30 bit number)
11151 ; CKsum1 ; 2's Comp Checksum of Command String
11152 ; Data ; Count Bytes of Binary Data
11153 ; CKsum2 ; 2's Comp Checksum of Data
11154
11155 ; X <SP> <ADDRESS> <SP> <COUNT> <CR> <CKSUM> ; Binary Read
11156 ; Address ; Start Address of Load
11157 ; Count ; No. of Bytes (Unsigned 30 bit number)
11158 ; CKsum ; 2's Comp Checksum of Command String
11159

```

CHARTS (CONT)

-IOC	Macro Level Charts	Console Error and Halt Codes*
11160		
11161		
11162		
11163		
11164		
11165		
11166		
11167		
11168		
11169		
11170		
11171		
11172		
11173		
11174		
11175		
11176		
11177		
11178		
11179		
11180		
11181		
11182		
11183		
11184		
11185		
11186		
11187		
11188		
11189		
11190		
11191		
11192		
11193		
11194		
11195		
11196		
11197		
11198		
11199		
11200		
11201		
11202		
11203		

CHARTS (CONT)

: Micro Verify Error Codes *									
Macro Level Charts	C		P		C		P		
	C	P	C	P	C	P	C	P	
	D	E	D	E	D	E	D	E	
	TEST NAME/ERROR MESSAGE		TEST NAME/ERROR MESSAGE		TEST NAME/ERROR MESSAGE		TEST NAME/ERROR MESSAGE		
11204									
11205									
11206									
11207									
11208									
11209									
11210									
11211									
11212									
11213									
11214									
11215									
11216									
11217									
11218									
11219									
11220									
11221									
11222									
11223									
11224									
11225									
11226									
11227									
11228									
11229									
11230									
11231									
11232									
11233									
11234									
11235									
11236									
11237									
11238									
11239									
11240									
11241									
11242									
11243									
11244									
11245									
11246									
11247									
11248									
11249									
11250									
11251									
11252									
11253									
11254									
11255									
11256									
11257									
11258									

CHARTS (CONT)

.TOC *	Micro Level Charts	: Micro Code Label Prefixes*
#1259	Label ID	Micro Code Description
#1260	BO	Bootstrap
#1261	CH	Change Mode
#1262	CM	Computability Mode
#1263	CN	Console Command Parser
#1264	CO	Control
#1265	CR	Cyclic Redundancy Check
#1266	CS	Character String
#1267	DS	Decimal String
#1268	ED	Edit
#1269	FI	FPA Interface
#1270	FP	Floating Point
#1271	FX	Floating Point Extension For G and H Data Types
#1272	GL	Global Code
#1273	IE	Interrupts and Exceptions
#1274	IL	Integer, Logical, & Address
#1275	IN	Initialize
#1276	LS	Load and Save Processor Context
#1277	MW	Memory Management
#1278	MP	Move To and From Processor Register
#1279	MS	Miscellaneous
#1280	MV	Micro Verify
#1281	OS	Native Mode Operand Specifier
#1282	PC	Procedure Call
#1283	PR	Probe
#1284	QU	Queue
#1285	VF	Variable Length Bit Field

CHARTS (CONT)

*TDC * Micro Level Charts		: Fixed Control Store Address*	
Address	Function of Vector	Method of Initiation	
11314	0000 Power Up	DO Service	
11315	0011 Arithmetic Trap	DO Service	
11316	0012 FPA Integer Overflow Trap	DO Service	
11317	0014 Timer Service	DO Service	
11318	0015 T-bit Trap	DO Service	
11319	0016 Console P Trap	DO Service	
11320			
11321	0020 Control Store Parity Error	Micro Trap	
11322	0021 Head Unaligned Data	Micro Trap	
11323	0022 MSRC X8 Miss	Micro Trap	
11324	0023 MSRC X8 ACV	Micro Trap	
11325	0024 Write Unlock Unaligned Data	Micro Trap	
11326	0025 Write Unaligned Data	Micro Trap	
11327	0026 Write Unlocking Page Boundary	Micro Trap	
11328	0027 Write Checking Page Boundary	Micro Trap	
11329	0028 Machine Check Exceptions(See Note)	Micro Trap	
11330	0029 Bus X8 Miss	Micro Trap	
11331	002A Read TB Miss	Micro Trap	
11332	002B Write TB Miss	Micro Trap	
11333	002C FPA Reserved Operand	Micro Trap	
11334	002D Bus X8 ACV	Micro Trap	
11335	002E Read ACV	Micro Trap	
11336	002F Write ACV	Micro Trap	
11337			
11338	0038 Soft Interrupt	DO Service, Execution Flows	
11339	0039 Console Interrupt	DO Service, Execution Flows	
11340	003A Unibus Interrupt	DO Service, Execution Flows	
11341	003B Interval Timer Interrupt	DO Service, Execution Flows	
11342	003C Corrected Memory Interrupt	DO Service, Execution Flows	
11343	003E Write Bus Error Interrupt	DO Service, Execution Flows	
11344	003F Read Bus Error Interrupt	DO Service, Execution Flows	
11345			
11346	NOTE : MSRC X8 TB Error		
11347	MSRC X8 Bus Error		
11348	Bus Error		
11349	Unaligned UNIBUS Data		
11350	Unaligned UNIBUS Data		
11351	Bus Error		
11352	MSRC X8 TB Error		
11353	MSRC X8 Bus Error		
11354	Bus Error		
11355	Unaligned UNIBUS Data		
11356	Unaligned UNIBUS Data		
11357	Bus Error		
11358	MSRC X8 TB Error		
11359	MSRC X8 Bus Error		

CHARTS (CONT)

TUC " Micro Level Charts		: BUT/UVCTR Chart*			
11360	11360	11360	11360	11360	11360
11361	11361	11361	11361	11361	11361
11362	11362	11362	11362	11362	11362
11363	11363	11363	11363	11363	11363
11364	11364	11364	11364	11364	11364
11365	11365	11365	11365	11365	11365
11366	11366	11366	11366	11366	11366
11367	11367	11367	11367	11367	11367
11368	11368	11368	11368	11368	11368
11369	11369	11369	11369	11369	11369
11370	11370	11370	11370	11370	11370
11371	11371	11371	11371	11371	11371
11372	11372	11372	11372	11372	11372
11373	11373	11373	11373	11373	11373
11374	11374	11374	11374	11374	11374
11375	11375	11375	11375	11375	11375
11376	11376	11376	11376	11376	11376
11377	11377	11377	11377	11377	11377
11378	11378	11378	11378	11378	11378
11379	11379	11379	11379	11379	11379
11380	11380	11380	11380	11380	11380
11381	11381	11381	11381	11381	11381
11382	11382	11382	11382	11382	11382
11383	11383	11383	11383	11383	11383
11384	11384	11384	11384	11384	11384
11385	11385	11385	11385	11385	11385
11386	11386	11386	11386	11386	11386
11387	11387	11387	11387	11387	11387
11388	11388	11388	11388	11388	11388
11389	11389	11389	11389	11389	11389
11390	11390	11390	11390	11390	11390
11391	11391	11391	11391	11391	11391
11392	11392	11392	11392	11392	11392
11393	11393	11393	11393	11393	11393
11394	11394	11394	11394	11394	11394
11395	11395	11395	11395	11395	11395
11396	11396	11396	11396	11396	11396
11397	11397	11397	11397	11397	11397
11398	11398	11398	11398	11398	11398
11399	11399	11399	11399	11399	11399
11400	11400	11400	11400	11400	11400
11401	11401	11401	11401	11401	11401
11402	11402	11402	11402	11402	11402
11403	11403	11403	11403	11403	11403
11404	11404	11404	11404	11404	11404
11405	11405	11405	11405	11405	11405
11406	11406	11406	11406	11406	11406
11407	11407	11407	11407	11407	11407
11408	11408	11408	11408	11408	11408
11409	11409	11409	11409	11409	11409
11410	11410	11410	11410	11410	11410

CHARTS (CONT)

```

11411 .TDC " Micro Level Charts : Description of FPD "
11412
11413 / When PS&LFPD is set, there are 4 things that might require the instruction
11414 / flow to be interrupted and the instruction packed up.
11415
11416 / 1) Memory Fault (ACV or TW),
11417 / 2) Reserved Operand Fault,
11418 / 3) Floating Point Fault (overflow, underflow), or
11419 / 4) Interrupt.
11420
11421 / In the first case the memory management flows will branch to the
11422 / pack routine at IE.FPD.PACK + FPDFFSET, and initiate the fault.
11423
11424 / In the second case the micro code will branch to IE.OPER.FAULT which
11425 / will branch to the pack routine and initiate the fault.
11426
11427 / In the third case the micro code will branch to IE.FLXX.FAULT which
11428 / will branch to the pack routine and initiate the fault.
11429
11430 / In the fourth case when the micro code decides to allow an interrupt it will
11431 / branch to IE.SERV.IF.TS which will branch to the pack routine and initiate
11432 / the interrupt (interrupts may be taken by the memory management flows
11433 / if a TB miss occurs and the flag MA.NUINI is clear).
11434
11435 / The micro code pack routines located at IE.FPD.PACK + FPDFFSET observe
11436 / the following rules for packing:
11437
11438 / 1) When packing is complete the pack routine will branch
11439 / to IE.PACK.DONE.
11440
11441 / 2) For faults, DREG is modified by IAND before going to the
11442 / pack routine and must not be modified by the pack routine.
11443
11444 / 3) For floating faults and reserved operand faults, FLAG2 is modified
11445 / by IAND before going to the pack routine and must not be modified
11446 / by the pack routine.
11447
11448 / 4) Micro temp FPDFFSETC16 is modified by IAND before going to the
11449 / pack routine and must not be modified by the pack routine
11450 / (FPDFFSETC17 will be preserved).
11451
11452 / 5) In some cases the pack routine may need to return to the instruction
11453 / flows before branching to IE.PACK.DONE, if so the address at the
11454 / top of the micro stack will have one of two possible values:
11455 / a) If the pack routine was branched to because of a memory
11456 / management fault or because of an interrupt taken from a
11457 / trap routine (W.NUINI clear)
11458 / THEN the address at the top of the micro stack is the
11459 / address of the micro trapped instruction that caused the
11460 / TB miss.
11461 / b) If the pack routine was reached by any other path
11462 / (ie. NEXT/IE.SERV.IF.TS or NEXT/IE.OPER.FAULT)
11463 / THEN the address at the top of the micro stack is the address
11464 / of the last unmatched PUSH in the instruction flows.

```

CHARTS (CONT)

11465 ;TDC " Micro Level Charts : Compatibility Mode Condition Codes"
 11466 ; CCOPs are not valid During any micro cycle that follows an IRDI. Because of this, they cannot be used in any of the micro
 11467 ; instructions that are pointed to by the IRDI entries in the Compatibility mode rom.
 11468 ;
 11469 ;
 11470 ; NOTE 1 : 'SIGN', 'OV', 'CRY', 'CRY', ARE ALL FUNCTIONS OF DSIZ
 11471 ; NOTE 2 : (SIGN,XOR,OV).OR.CRY
 11472 ;
 11473 ;
 11474 ;
 11475 ;
 11476 ;
 11477 ;
 11478 ;
 11479 ;
 11480 ;
 11481 ;
 11482 ;
 11483 ;
 11484 ;
 11485 ;
 11486 ;
 11487 ;
 11488 ;
 11489 ;
 11490 ;
 11491 ;
 11492 ;
 11493 ;
 11494 ;
 11495 ;
 11496 ;
 11497 ;
 11498 ;
 11499 ;
 11500 ;
 11501 ;
 11502 ;
 11503 ;
 11504 ;
 11505 ;
 11506 ;

INSTRUCTION	N	Z	V	C	CCOPx
11465 ; AUC(B)	SIGN	WX.EQ.0	OV	CRY	1
11466 ; ADD	SIGN	WX.EQ.0	OV	CRY	1
11467 ; ASH	SIGN	WX.EQ.0	OV	CRY	1
11468 ; ASHC	SIGN	WX.EQ.0	OV	CRY	1
11469 ; ASH	SIGN	WX.EQ.0	OV	CRY	1
11470 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11471 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11472 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11473 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11474 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11475 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11476 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11477 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11478 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11479 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11480 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11481 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11482 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11483 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11484 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11485 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11486 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11487 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11488 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11489 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11490 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11491 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11492 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11493 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11494 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11495 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11496 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11497 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11498 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11499 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11500 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11501 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11502 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11503 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11504 ; ASL	SIGN	WX.EQ.0	OV	CRY	1
11505 ; ASLR	SIGN	WX.EQ.0	OV	CRY	1
11506 ; ASL	SIGN	WX.EQ.0	OV	CRY	1

CHARTS (CONT)

TUC " Micro Level Charts : Native Mode Condition Codes Part 1 "

CCOPs are not valid during any micro cycle that follows an IR01. Because of this, they cannot be used in any of the micro instructions that are pointed to by the IR01 rom.

NOTE 1 : "SIGN", "WX", "OV", "C", "CRY", ARE ALL FUNCTIONS OF DSIZE

NOTE 2 : "WB<15>" + [{"WB<15>:EQ,0},AND,CRY]

	INSTRUCTION	N	Z	V	C	CCOPx
11507						
11508						
11509						
11510						
11511						
11512						
11513						
11514						
11515						
11516						
11517		SIGN	WX.EQ.0	OV	C	1
11518	ACB(B,M)	SIGN	WX.EQ.0	OV	C	2
11519	ACBL	SIGN	WX.EQ.0	OV	C	2
11520	ACB(F,D)	WB<15>	WX.EQ.0	OV	CRY	2
11521	ADAI	SIGN	WX.EQ.0	OV	CRY	1
11522	ADD(B,M,L)(2,3)	WB<15>	WX.EQ.0	0	0	1
11523	ADD(F,D)(2,3)	WB<15>	WX.EQ.0	OV	CRY	1
11524	ADMC	SIGN	WX.EQ.0	OV	C	2
11525	ADB(LEQ,LSS)	SIGN	WX.EQ.0	OV	0	1
11526	ASHL	SIGN	WX.EQ.0	0	0	1
11527	ASHO	SIGN	WX.EQ.0	0	0	2
11528		SIGN	(WX.EQ.0),AND,Z	0	C	2
11529	BIC(B,M,L)(2,3)	SIGN	WX.EQ.0	0	C	2
11530	BIS(B,M,L)(2,3)	SIGN	WX.EQ.0	0	C	2
11531	CASE(B,M,L)	SIGN	WX.EQ.0	0	C	2
11532	CAS(B,M,L)	SIGN,XOR,OV	WX.EQ.0	0	.NOT,CRY	1
11533	CUR(C,M,L)	SIGN	WX.EQ.0	0	C	2
11534	CURD	SIGN	WX.EQ.0	0	C	2
11535	CURF	SIGN	WX.EQ.0	0	C	1
11536	CURF	SIGN	WX.EQ.0	OV	C	1
11537	CP(B,M,L)	SIGN,XOR,OV	WX.EQ.0	0	.NOT,CRY	1
11538	CP(F,D)	SIGN,XOR,OV	WX.EQ.0	0	.NOT,CRY	1
11539	CP(F,D)	SIGN,XOR,OV	WX.EQ.0	0	.NOT,CRY	1
11540	CPD	SEE NOTE 2	WX.EQ.0	0	0	2
11541		.NOT,CRY	WX.EQ.0	0	0	1
11542	CMPF	WB<15>	WX.EQ.0	0	0	1
11543		SEE NOTE 2	WX.EQ.0	0	0	2
11544	CR	SIGN	WX.EQ.0	0	0	2
11545	CVT(BM,BL)	SIGN	WX.EQ.0	0	0	1
11546	CVT(FB,DB,FW,DW)	SIGN	WX.EQ.0	0	0	1
11547	CVT(FB,DB,FW,DW)	SIGN	WX.EQ.0	0	0	1
11548	CVT(FD,DF,BF,BD)	N	WX.EQ.0	0	0	2
11549	WF,WD,LD,UF	WB<15>	WX.EQ.0	WX<L>.NE,0	C	1
11550	CVT(FL,DL)	SIGN	WX.EQ.0	0	0	1
11551	REFL,RDL	SIGN	WX.EQ.0	0	0	1
11552	CVT(LP,PL)	SIGN	WX.EQ.0	0	0	1
11553	CVT(MB,LB,LW)	SIGN	WX.EQ.0	WX<L>.NE,0	C	2
11554	CUTML	SIGN	WX.EQ.0	0	0	1
11555	DECB(M,L)	SIGN	WX.EQ.0	OV	.NOT,CRY	1
11556	DIV(B,M,L)(2,3)	SIGN	WX.EQ.0	0	0	1
11557	DIV(F,D)(2,3)	WB<15>	WX.EQ.0	0	0	1
11558	EDIV	SIGN	WX.EQ.0	0	0	1
11559	EMOD(F,D)	WB<15>	WX.EQ.0	0	0	1
11560						
11561						

CHARTS (CONT)

.TDC " Micro Level Charts : Native Mode Condition Codes Part 2 "						
: 'SIGN', 'WX', 'OV', 'CRY', ARE ALL FUNCTIONS OF DSIZE						
INSTRUCTION	N	Z	V	C	CCOPI	
EMUL	SIGN	WX.EQ.0	0	0	1	
EXT(V,Z)	SIGN	(WX.EQ.0).AND.Z	0	0	2	
FF(S,C)	SIGN	WX.EQ.0	0	C	1	
INC(B,W,L)	SIGN	WX.EQ.0	OV	CRY	1	
INDEX	SIGN	WX.EQ.0	0	0	2	
SIGN.XOR.OV	SIGN	WX.EQ.0	0	.NOT.CRY	1	
INSV	SIGN	WX.EQ.0	OV	0	2	
INTC	SIGN	WX.EQ.0	0	C	1	
WCC(F)PR	SIGN	WX.EQ.0	0	0	2	
MATCH	0	WX.EQ.0	0	C	1	
MCON(B,W,L)	SIGN	WX.EQ.0	0	C	2	
MNEG(B,W,L)	SIGN	WX.EQ.0	OV	.NOT.CRY	1	
MBK15>	SIGN	WX.EQ.0	0	0	1	
MOV(B,W,L)	SIGN	WX.EQ.0	0	C	2	
MOV(F,D)	SIGN	WX.EQ.0	0	C	2	
MULT(B,W,L)	SIGN	WX.EQ.0	0	C	2	
NOVQ	SIGN	WX.EQ.0	0	0	2	
NOVC(3,5)	SIGN.XOR.OV	WX.EQ.0	0	.NOT.CRY	1	
MOVQ	SIGN	WX.EQ.0	OV	C	1	
MOVTC	SIGN	(WX.EQ.0).AND.Z	0	C	2	
MOVUC	SIGN.XOR.OV	WX.EQ.0	0	.NOT.CRY	1	
NOVZBL	SIGN	WX.EQ.0	0	.NOT.CRY	1	
NOVZAL	SIGN	WX.EQ.0	0	C	2	
MUL(B,W,L)(2,3)	SIGN	WX.EQ.0	0	C	2	
MUL(F,D)(2,3)	N	Z	WX<L>.NE.0	C	2	
POLY(F,D)	MBK15>	WX.EQ.0	0	0	1	
POLY(F,D)	WB<15>	WX.EQ.0	0	0	1	
PROBE(F,W)	SIGN	WX.EQ.0	0	C	2	
PUSHA(B,W,L)	SIGN	WX.EQ.0	0	C	2	
PUSHAQ	SIGN	WX.EQ.0	0	C	1	
PUSHL	SIGN	WX.EQ.0	0	C	2	
REMUQ	SIGN	WX.EQ.0	0	0	2	
REMOVE	SIGN.XOR.OV	WX.EQ.0	0	.NOT.CRY	1	
ROT	N	Z	WX<L>.EQ.0	C	2	
ROTL	SIGN	WX.EQ.0	0	C	2	
SIC(P)ANC	0	WX.EQ.0	0	0	2	
SMC	SIGN	WX.EQ.0	OV	.NOT.CRY	1	
SFCC	0	WX.EQ.0	0	0	1	
SOB(GEO,GTR)	SIGN	WX.EQ.0	OV	C	2	
SUB(B,W,L)(2,3)	SIGN	WX.EQ.0	OV	.NOT.CRY	1	
SUB(F,D)(2,3)	MBK15>	WX.EQ.0	0	0	1	
TST(B,W,L)	SIGN	WX.EQ.0	0	0	1	
TST(F,D)	MBK15>	WX.EQ.0	0	0	1	
XOR(B,W,L)(2,3)	SIGN	WX.EQ.0	0	C	2	

CHARTS (CONT)

TUC = Micro Level Charts : Native Mode Operand Specifier Chart*

	OS,REG	OS,MOD	OS,ADD	OS,VADD	OS,WRT1	OS,WRT2	OS,FRED	OS,ORED	OS,DMOD	OS,DRED
11616										
11617										
11618										
11619										
11620										
11621										
11622										
11623	1	1	ERROR	1	1	1	1	2	2	2
11624										
11625										
11626	2	2	1	1	1	1	2	3	4	3
11627										
11628	2	2	2	2	2	2	2	3	4	3
11629										
11630	2	UNP	4	2	UNP	UNP	2	2	UNP	2
11631										
11632	4	4	4	2	3	3	4	5	6	5
11633										
11634	2	2	2	1	1	2	2	3	4	3
11635										
11636	2	2	2	1	1	2	2	3	4	3
11637										
11638	2	2	2	1	1	2	2	3	4	3
11639										
11640	2	2	3	1	1	2	2	3	4	3
11641										
11642	4	4	2	2	3	3	4	5	6	5
11643										
11644	4	4	2	2	3	3	4	5	6	5
11645										
11646	1	ERROR	ERROR	ERROR	ERROR	ERROR	1	2	ERROR	3
11647										
11648	4	4	4	4	4	4	4	5	6	5
11649										
11650										
11651	IPC INDEX	ERROR	ERROR	ERROR	ERROR	ERROR	ERROR	ERROR	ERROR	ERROR
11652										
11653	IMDR	OPERAND	OPERAND	OPER 1	UNP	3	OPERAND	MSB OPER	MSB OPER	MSB OPER
11654										
11655	MDR OLD	MDR OLD	MDR OLD		MDR OLD	MDR OLD	MDR OLD	MDR OLD		
11656										
11657	Q-REG	UNP	UNP	UNP	UNP	UNP	UNP	UNP	UNP	UNP
11658										
11659	ITEMP0									
11660										
11661	ITEMP1									
11662	IVAR/NUM	UNP	3	ADD	3	ADD	3	UNP	3	UNP
11663										
11664	RET+1	RET+1	RET+1	RET+3	RET+1	RET+1	RET+1	RET+1	RET+1	RET+1
11665										
11666										
11667	UNP	UNPREDICTABLE								
11668	ADD	Address of the Operand is left in VA if the Operand is in memory and in NUM if the Operand is in GPR								
11669	NOTE :									
11670	1. In reg mode MDR <- GPR(NUM), 2. In reg mode NUM <- # of addressed reg, 3. In reg mode MDR & VA are not affected									

CHARTS (CONT)

.TUC = Micro Level Charts				:	Native Mode Addressing Branch	
Branch Offset	Mode	Specifier	Reg	Addressing Mode		
0000	5	0-F	Rn	REGISTER MODE		
0001	8	0-E	(Rn)+	AUTOINCREMENT MODE		
0010	8	F	I*icons	IMMEDIATE MODE		
0011	0-3	---	S*icons	LITERAL MODE		
0100	7	0-F	-(Rn)	AUTODECREMENT MODE		
0101	A,C,E	F	Addr	RELATIVE MODE		
0110	A,C,E	0-E	D(Rn)	DISPLACEMENT MODE		
0111	9	F	#Addr	ABSOLUTE MODE		
1000	6	0-F	(Rn)	REGISTER DEFERRED MODE		
1001	B,D,F	F	#Addr	RELATIVE DEFERRED MODE		
1010	B,D,F	0-E	8(Rn)	DISPLACEMENT DEFERRED MODE		
1011	9	0-E	8(Rn)+	AUTO-INCREMENT DEFERRED MODE		
1100	4	F	(Rn)[PC]	INDEX MODE PC		
1101	4	0-E	(Rn)[Rx]	INDEX MODE		

CHARTS (CONT)

Compatibility Mode Addressing Branch*

*TDC = Micro Level Charts

	Branch Offset	Operand Specifier	Mode	Req	Addressing Mode
11711	0000	0-6	Rn		REGISTER MODE
11712	0001	0	7	PC	REGISTER MODE PC
11713	0010	1	0-6	(Rn)	REGISTER DEFERRED MODE
11714	0011	1	7	(PC)	REGISTER DEFERRED MODE PC
11715	0100	2	0-5	(Rn)+	AUTOINCREMENT MODE
11716	0101	2	6	(SP)+	AUTOINCREMENT MODE SP
11717	0110	3	0-6	0(Rn)+	AUTO-INC DEFERRED MODE
11718	0111	3	7	0*Addr	ABSOLUTE MODE
11719	1000	4	0-5	-(Rn)	AUTO-DECREMENT MODE
11720	1001	4	6	-(SP)	AUTO-DECREMENT MODE SP
11721	1010	5	0-7	0-(Rn)	AUTO-DEC DEFERRED MODE
11722	1011	4	7	-(PC)	AUTO-DECREMENT MODE PC
11723	1100	6	0-6	X(Rn)	INDEX MODE
11724	1101	6	7	Addr X(PC)	RELATIVE MODE
11725	1110	7	0-7	0ALDH 0X(Rn)	INDEX DEFERRED MODE
11726	1111	2	7	*CCNS	IMMEDIATE MODE
11727					
11728					
11729					
11730					
11731					
11732					
11733					
11734					
11735					
11736					
11737					
11738					
11739					
11740					
11741					
11742					
11743					
11744					
11745					
11746					
11747					
11748					
11749					
11750					
11751					
11752					
11753					

CHARTS (CONT)

.TOC * Micro Level Charts		: WBUS Drive Chart*			
#1754 #1755 #1756 #1757 #1758 #1759 #1760 #1761 #1762 #1763 #1764 #1765 #1766 #1767 #1768 #1769 #1770 #1771 #1772 #1773 #1774 #1775 #1776 #1777 #1778 #1779 #1780 #1781 #1782 #1783 #1784 #1785 #1786 #1787 #1788 #1789 #1790 #1791 #1792 #1793 #1794 #1795 #1796 #1797 #1798 #1799 #1800	*-----* * FIELDS THAT DRIVE WBUS * *-----* ALPCTL ALU ALUOD DO1 DO2 DO3 LUT MUX *-----* *CTRL *CMISC *CCPSL *-----* *ALP *MSRC *-----* * OTHERS * *-----*				
	----- * ALU Group Output Disable Chart * * (Always enabled when LONLIT) * *-----* *ALU * *MUX=0 * *-----* 08 Disable 09 Disable 0A Disable IF DO=0 0B Disable IF DO=1 0C Disable 0D Disable 0E Disable IF DO=0 0F Disable IF DO=1 *-----*				
	----- * WCTRL Group Drive Micro Orders * *-----* *WCTRL * *CMISC * *CCPSL * *-----* 03 07 0C 0D 0E 0F 10 11 1A 1B 1C 1D 1E 1F 2A 2B 2C 2D 2E 2F 3A 3B 3C 3D 3E 3F *-----*				
	----- * Others Drive Micro Orders * *-----* *FPA * *MSRC * *-----* 04 05 *-----* WBUS_FPA WBUS_FPA.CC WBUS_RNUM READRBS 1C 1E WB_RBSF *-----*				

-CTRL/CCPSL vs. BLS Micro Order Conflict Chart=

292

... BUS vs MSRC Micro Order Conflict Chart

:TDC	Micro Level Charts	:BUS vs MSRC	Micro Order	Conflict Char
11846				
11847				
?	V020 : (08) WRITE-PHY			
?	(0A) WRITE-SEC			
?	11849			
?	(0B) WRITE-UL-SEC			
?	11850			
?	(0C) WRITE-NT			
?	11851			
?	(0D) WRITE-NT-LNG			
?	11852			
?	(0E) WRITE-SEC			
?	11853			
?	(0F) WRITE-UL			
?	11854			
?	(10) WRITE-NOREQ			
?	11855			
?	(1B) WRITE-UL			
?	11856			
?	11857			
?	11858			
?	11859			
?	(01) PRIMT			
?	(02) TEMP2			
?	(03) TEMP3			
?	(04) TEMP4			
?	(05) TEMP5			
?	11861			
?	(06) TEMP6			
?	(07) TEMP7			
?	(08) TEMP8			
?	(09) TEMP9			
?	(10) TEMP10			
?	(11) READ-LNG			
?	(12) READ-MOD-LCK			
?	(13) READ-MOD			
?	11867			
?	(14) READ-LNG-MOD			
?	11868			
?	(15) READ-LNG-MOD			
?	11869			
?	11870			
?	11871			
?	(12) PRS-WP-PTE			
?	11872			
?	(16) PRS-KU-PTE			
?	11873			
?	(17) PRS-KU-PTE-K			
?	11874			
?	11875			
?	(1C) PRS-WF-MODE			
?	11876			
?	(1D) PRS-WF-MODE			
?	11877			
?	(1E) PRS-FC-MODE			
?	11878			
?	(1F) PRS-RU			
?	11879			
?	11880			
?	11881			
?	11882			
?	11883			
?	11884			
?	11885			
?	11886			
?	11887			
?	11888			
?	11889			
?	11890			
?	11891			
?	11892			
?	11893			
?	11894			
?	11895			
?	11896			
?	11897			
?	11898			
?	11899			
?	11900			
?	11901			
?	11902			
?	11903			
?	11904			
?	11905			
?	11906			
?	11907			
?	11908			
?	11909			
?	11910			
?	11911			
?	11912			
?	11913			
?	11914			
?	11915			
?	11916			
?	11917			
?	11918			
?	11919			
?	11920			
?	11921			
?	11922			
?	11923			
?	11924			
?	11925			
?	11926			
?	11927			
?	11928			
?	11929			
?	11930			
?	11931			
?	11932			
?	11933			
?	11934			
?	11935			
?	11936			
?	11937			
?	11938			
?	11939			
?	11940			
?	11941			
?	11942			
?	11943			
?	11944			
?	11945			
?	119			

CHARTS (CONT)

: *CTRL/CPUSL vs NSRC Micro Order Conflict Chart*	
: *TDC * Micro Level Charts	
1192	V030 : (00) PSL-WB,CCBP-ALUS
1193	(01) WB-PSL,CCBP-SIGND
1194	(22) VA-VA++
1195	(24) PC-WB
1196	(25) VA-WB
1197	(26) PC-PC+WB
1198	(31) PREV-WB
1199	(34) MEMSCR-WB
1200	(37) RECHK
1201	(38) ASTLVL-WB
1202	(3A) ASTLVL
1203	(3C) SOFTIPR-WB
1204	(3D) IPL-WB
1205	(3F) IPR
1206	V031 : (20) VA-PC+I-W,PC-PC+I
1207	(21) RESERVED
1208	(30) MEMSCR-WB
1209	(32) MEMSCH
1210	V033 : (23) MDR-WB
1211	(2A) MDR-WB-UR
1212	(2F) MDR-WB-UR
1213	(2E) MDR-WB-UR
1214	(2F) MDR-WB-UR
1215	(2F) MDR-WB-UR
1216	(2F) MDR-WB-UR
1217	(2F) MDR-WB-UR
1218	(2F) MDR-WB-UR
1219	(2F) MDR-WB-UR
1220	(2F) MDR-WB-UR
1221	(2F) MDR-WB-UR
1222	(2F) MDR-WB-UR
1223	(2F) MDR-WB-UR
1224	(2F) MDR-WB-UR
1225	(2F) MDR-WB-UR
1226	(2F) MDR-WB-UR
1227	(2F) MDR-WB-UR
1228	(2F) MDR-WB-UR
1229	(2F) MDR-WB-UR
1230	(2F) MDR-WB-UR
1231	(2F) MDR-WB-UR
1232	(2F) MDR-WB-UR
1233	(2F) MDR-WB-UR
1234	(2F) MDR-WB-UR
1235	(2F) MDR-WB-UR
1236	(2F) MDR-WB-UR
1237	(2F) MDR-WB-UR
1238	(2F) MDR-WB-UR
1239	(2F) MDR-WB-UR
1240	(2F) MDR-WB-UR
1241	(2F) MDR-WB-UR
1242	(2F) MDR-WB-UR
1243	(2F) MDR-WB-UR
1244	(2F) MDR-WB-UR
1245	(2F) MDR-WB-UR
1246	(2F) MDR-WB-UR
1247	(2F) MDR-WB-UR
1248	(2F) MDR-WB-UR
1249	(2F) MDR-WB-UR
1250	(2F) MDR-WB-UR
1251	(2F) MDR-WB-UR
1252	(2F) MDR-WB-UR
1253	(2F) MDR-WB-UR
1254	(2F) MDR-WB-UR
1255	(2F) MDR-WB-UR
1256	(2F) MDR-WB-UR
1257	(2F) MDR-WB-UR
1258	(2F) MDR-WB-UR
1259	(2F) MDR-WB-UR
1260	(2F) MDR-WB-UR
1261	(2F) MDR-WB-UR
1262	(2F) MDR-WB-UR
1263	(2F) MDR-WB-UR
1264	(2F) MDR-WB-UR
1265	(2F) MDR-WB-UR
1266	(2F) MDR-WB-UR
1267	(2F) MDR-WB-UR
1268	(2F) MDR-WB-UR
1269	(2F) MDR-WB-UR
1270	(2F) MDR-WB-UR
1271	(2F) MDR-WB-UR
1272	(2F) MDR-WB-UR
1273	(2F) MDR-WB-UR
1274	(2F) MDR-WB-UR
1275	(2F) MDR-WB-UR
1276	(2F) MDR-WB-UR
1277	(2F) MDR-WB-UR
1278	(2F) MDR-WB-UR
1279	(2F) MDR-WB-UR
1280	(2F) MDR-WB-UR
1281	(2F) MDR-WB-UR
1282	(2F) MDR-WB-UR
1283	(2F) MDR-WB-UR
1284	(2F) MDR-WB-UR
1285	(2F) MDR-WB-UR
1286	(2F) MDR-WB-UR
1287	(2F) MDR-WB-UR
1288	(2F) MDR-WB-UR
1289	(2F) MDR-WB-UR
1290	(2F) MDR-WB-UR
1291	(2F) MDR-WB-UR
1292	(2F) MDR-WB-UR
1293	(2F) MDR-WB-UR
1294	(2F) MDR-WB-UR
1295	(2F) MDR-WB-UR
1296	(2F) MDR-WB-UR
1297	(2F) MDR-WB-UR
1298	(2F) MDR-WB-UR
1299	(2F) MDR-WB-UR
1300	(2F) MDR-WB-UR
1301	(2F) MDR-WB-UR
1302	(2F) MDR-WB-UR
1303	(2F) MDR-WB-UR
1304	(2F) MDR-WB-UR
1305	(2F) MDR-WB-UR
1306	(2F) MDR-WB-UR
1307	(2F) MDR-WB-UR
1308	(2F) MDR-WB-UR
1309	(2F) MDR-WB-UR
1310	(2F) MDR-WB-UR
1311	(2F) MDR-WB-UR
1312	(2F) MDR-WB-UR
1313	(2F) MDR-WB-UR
1314	(2F) MDR-WB-UR
1315	(2F) MDR-WB-UR
1316	(2F) MDR-WB-UR
1317	(2F) MDR-WB-UR
1318	(2F) MDR-WB-UR
1319	(2F) MDR-WB-UR
1320	(2F) MDR-WB-UR
1321	(2F) MDR-WB-UR
1322	(2F) MDR-WB-UR
1323	(2F) MDR-WB-UR
1324	(2F) MDR-WB-UR
1325	(2F) MDR-WB-UR
1326	(2F) MDR-WB-UR
1327	(2F) MDR-WB-UR
1328	(2F) MDR-WB-UR
1329	(2F) MDR-WB-UR
1330	(2F) MDR-WB-UR
1331	(2F) MDR-WB-UR
1332	(2F) MDR-WB-UR
1333	(2F) MDR-WB-UR
1334	(2F) MDR-WB-UR

TOC " Micro Level Charts

295

CHARTS (CONT)

TOC * Micro Level Charts		: BUT/SPASTA Chart *	
	IPR DECODE & RES STATUS	COMPATIBILITY REG DECODE & NATIVE REG=SP TEST	
11982			
11983			
11984			
11985			
11986			
11987			
11988			
11989			
11990			
11991			
11992			
11993			
11994			
11995			
11996			
11997			
11998			
11999			
12000			
12001			
12002			
12003			
12004			
12005			
12006			
12007			
12008			
12009			
12010			
12011			
12012			
12013			
12014			
12015			
12016			
12017			
12018			
12019			
12020			
12021			
12022			
12023			
12024			
12025			
12026			
12027			
12028			
12029			
12030			
12031			

CHARTS (CONT)

TABLE 1 - ALU & Q Rotate and Shift Functions Part 1*

Micro Level Charts	ALU	Q	ROTATE	SHIFT
2032	ALU	Q		
2033				
2034				
2035				
2036				
2037				
2038				
2039				
2040				
2041				
2042				
2043				
2044				
2045				
2046				
2047				
2048				
2049				
2050				
2051				
2052				
2053				
2054				
2055				
2056				
2057				
2058				
2059				
2060				
2061				
2062				
2063				
2064				
2065				
2066				
2067				
2068				
2069				
2070				
2071				
2072				
2073				
2074				
2075				
2076				
2077				
2078				
2079				
2080				

CHARTS (CONT)

TABLE 2 - ALU & Q Rotate and Shift Functions Part 2

Micro Level Charts	ALU	Q	ROTATE	SHIFT
2081	ALU	Q		
2082				
2083				
2084				
2085				
2086				
2087				
2088				
2089				
2090				
2091				
2092				
2093				
2094				
2095				
2096				
2097				
2098				
2099				
2100				
2101				
2102				
2103				
2104				
2105				
2106				
2107				
2108				
2109				
2110				
2111				
2112				
2113				
2114				
2115				
2116				
2117				
2118				
2119				
2120				
2121				
2122				
2123				
2124				
2125				

NOTE: Q<31> IS UNDEFINED FOR ANY LOAD Q FUNCTION

CHARTS (CONT)

TUC " Micro Level Charts : TABLE 2 - Console Interface Control"

2126	?	CRAR	: Console 'Register Address' Register	CRAR=0 (DATA)	CRAR=1 (XMIT STATUS)	CRAR=2 (RECV STATUS)	CRAR=3 (COMMAND & STATUS)
2127	?						
2128	?						
2129	?						
2130	?						
2131	?						
2132	?						
2133	?						
2134	?						
2135	?						
2136	?						
2137	?						
2138	?						
2139	?						
2140	?						
2141	?						
2142	?						
2143	?						
2144	?						
2145	?						
2146	?						
2147	?						
2148	?						
2149	?						
2150	?						
2151	?						
2152	?						
2153	?						
2154	?						
2155	?						
2156	?						
2157	?						
2158	?						
2159	?						
2160	?						
2161	?						
2162	?						
2163	?						
2164	?						

CHARTS (CONT)

Micro Level Charts : TABLE 3 - TUS8 Interface Control

2165	TRAR	: TUS8 "Register Address" Register	TRAR=0	TRAR=1	TRAR=2	TRAR=3
2166			(DATA)	(XMIT STATUS)	(RCV STATUS)	(COMMAND & STATUS)
2167						
2168	XBUF	: Xmitter data Buffer				
2169	RBUF	: Receiver data Buffer				
2170	XCSR	: Xmitter Command and Status Register				
2171	RCSR	: Receiver Command and Status Register				
2172	CSR	: Command and Status Register				
2173						
2174						
2175						
2176						
2177						
2178						
2179						
2180						
2181						
2182						
2183						
2184						
2185						
2186						
2187						
2188						
2189						
2190						
2191						
2192						
2193						
2194						
2195						
2196						
2197						
2198						
2199						
2200						
2201						
2202						
2203						
2204						

301

[illegible]

MACROS

```

; CMT094.MCR
; MACRO.MIC
MICRO2 1M(01)
MACRO.MIC
1-SEP-82 13:33:09 CLOXX Rev 9.01, Clock rate = 160ns

;3615
;3616
;3617
;3618
.TOC "MACRO.MIC"
.TOC "REVISION 58.0"
; Gerard Koeckhoven, Brian Allison, C. E. McDONELL, P. R. GUILBAULT

;3619
;3620
;3621
;3622
;3623
;3624
;3625
;3626
.NOBIN
.TOC "
Revision History"
; 58 Add Macro for Interval timer
; 59 Add Macro for Interval timer
; 56 Add Macro to support CMT053 (GH)
; 56 Add Macro to support CMT052
; 55 ADD MACROS TO SUPPORT CMT049
; 54 Initial release.

```

33627	.TDC = Basic Macros*
33628	
33629	CDP1
33630	CDP2
33631	CLEAR ADD1(FLAG0)
33632	CLEAR ADD2(FLAG1)
33633	CLEAR ARITH TRAPS
33634	CLEAR BOOT(FUAG MNNOID)
33635	CLEAR FLAG0
33636	CLEAR FLAG1
33637	CLEAR FLAG2
33638	CLEAR FLAG3
33639	CLEAR FLAG4
33640	CLEAR FP TRAPS
33641	CLEAR FPA(FLAG0)
33642	CLEAR FPD
33643	CLEAR FPU(FLAG4)
33644	CLEAR MW NOINT
33645	CLEAR MUPZERO(FLAG1)
33646	CLEAR MUI1(FLAG2)
33647	CLEAR MUI2(FLAG3)
33648	CLEAR OPER0(FLAG3)
33649	CLEAR OPER1(FLAG2)
33650	CLEAR OPER2(FLAG1)
33651	CLEAR READ(FLAG1)
33652	CLEAR REGINT(FLAG1)
33653	CLEAR GAMESIGN(FLAG4)
33654	CLEAR STACK FLAG
33655	CLEAR SUB(FLAG1)
33656	CLEAR TPTTE(FLAG1)
33657	CLEAR TPTTE2
33658	CLOCKER MTEMPO
33659	CLOCKER MTEMPO DEF
33660	
33661	DEC STEPC
33662	DIVDA SOR IN R(1)
33663	DIVDS SOR IN R(1)
33664	DIVAST SOR IN R(1)
33665	DIVAST2 SOR IN R(1)
33666	FLUSH XB
33667	FLUSH XB
33668	FPWAIT
33669	FORCE 32 BITS OF VA
33670	FORCE CACHE PARITY
33671	IRDI
33672	IRDI
33673	IRDI
33674	IRDI
33675	IRDX (1)
33676	ISIZE(1)
33677	
33678	MULFAST+ CAND IN R(1)
33679	MULFAST- CAND IN R(1)
33680	
33681	NOP

MACROS (CONT)

```

#3682
#3683
#3684
#3685
#3686
#3687
#3688
#3689
#3690
#3691
#3692
#3693
#3694
#3695
#3696
#3697
#3698
#3699
#3700
#3701
#3702
#3703
#3704
#3705
#3706
#3707
#3708
#3709
#3710
#3711
#3712
#3713
#3714
#3715
#3716
#3717
#3718
#3719
#3720
#3721

PUSH
PUSH RBS+
PUSH RBS-

PROCESS INIT

RESTORE POWER FAIL INT
RETURN ( )
RETURN AND INHIBIT DESTINATIONS
RETURN AND SUPPRESS BUS CYCLE

SET ADD1(FLAG0)
SET ADD2(FLAG1)
SET BOOT(FLAG_MNNOINT)
SET FLAG0
SET FLAG1
SET FLAG2
SET FLAG3
SET FLAG4
SET FPA(FLAG0)
SET FPD
SET GLOCAT(FLAG4)
SET HOP2(FLAG1)
SET MUL1(FLAG2)
SET MUL2(FLAG3)
SET OPZERO(FLAG3)
SET OVER(FLAG2)
SET POPIC(FLAG4)
SET READ(FLAG1)
SET SAME(FLAG1)
SET SAMESIGN(FLAG4)
SET SIGN(FLAG0)
SET STACK FLAG
SET SUB(FLAG1)
SET UNDER(FLAG3)
SET V
SET WRITE(FLAG1)
SIZE{

```

```

"USR/PUSH"
"MSRC/PSHADD"
"MSRC/PSHSUB"

"BUS/PINIT"

"CTRL/NOP"
"RUT/RETURN, NEXT/#!"
"RUT/RET.DINH"
"RUT/RETURN, NEXT/O.MISC/RBSC"

"MISC/SET.FLAG0"
"MISC/SET.FLAG1"
"MISC/SET.MNNOINT"
"MISC/SET.FLAG0"
"MISC/SET.FLAG1"
"MISC/SET.FLAG2"
"MISC/SET.FLAG3"
"MISC/SET.MNNOINT"
"MISC/SET.FLAG0"
"MISC/SET.FPD"
"MISC/SET.MNNOINT"
"MISC/SET.MNNOINT"
"MISC/SET.FLAG0"
"MISC/SET.FLAG1"
"MISC/SET.FLAG2"
"MISC/SET.FLAG3"
"MISC/SET.FLAG2"
"MISC/SET.MNNOINT"
"MISC/SET.FLAG1"
"MISC/SET.FLAG1"
"MISC/SET.FLAG1"
"MISC/SET.FLAG0"
"MISC/SET.STACKFLAG"
"MISC/SET.FLAG1"
"MISC/SET.FLAG3"
"CMISC/SETV.CCBBR-SIGND"
"MISC/SET.FLAG1"
"VSIZE/1.UTYPE/#!"

```



```

33722 .JOC * Bus Function Macros"
33723
33724 COMPLETE CPU BUS CYCLES
33725
33726 READ
33727 "BUS/READ.LNG"
33728 "BUS/READ.LNG"
33729 "BUS/READ.LNG"
33730 "BUS/READ.LNG"
33731 "BUS/READ.LNG"
33732 "BUS/READ.LNG"
33733 "BUS/READ.LNG"
33734
33735 WRITE
33736 "BUS/WRITE.MCTL/MDR-WB"
33737 "BUS/WRITE.MCTL/MDR-WB"
33738 "BUS/WRITE.MCTL/MDR-WB"
33739 "BUS/WRITE.MCTL/MDR-WB"
33740 "BUS/WRITE.MCTL/MDR-WB"
33741 "BUS/WRITE.MCTL/MDR-WB"
33742 "BUS/WRITE.MCTL/MDR-WB"
33743 "BUS/WRITE.MCTL/MDR-WB"
33744 "BUS/WRITE.MCTL/MDR-WB"
33745 "BUS/WRITE.MCTL/MDR-WB"
33746 "BUS/WRITE.MCTL/MDR-WB"
33747 "BUS/WRITE.MCTL/MDR-WB"
33748 "BUS/WRITE.MCTL/MDR-WB"
33749 "BUS/WRITE.MCTL/MDR-WB"
33750 "BUS/WRITE.MCTL/MDR-WB"
33751 "BUS/WRITE.MCTL/MDR-WB"
33752 "BUS/WRITE.MCTL/MDR-WB"
33753 "BUS/WRITE.MCTL/MDR-WB"
33754 "BUS/WRITE.MCTL/MDR-WB"
33755 "BUS/WRITE.MCTL/MDR-WB"
33756 "BUS/WRITE.MCTL/MDR-WB"
33757 "BUS/WRITE.MCTL/MDR-WB"
33758 "BUS/WRITE.MCTL/MDR-WB"
33759 "BUS/WRITE.MCTL/MDR-WB"
33760 "BUS/WRITE.MCTL/MDR-WB"
33761 "BUS/WRITE.MCTL/MDR-WB"
33762 "BUS/WRITE.MCTL/MDR-WB"
33763 "BUS/WRITE.MCTL/MDR-WB"
33764 "BUS/WRITE.MCTL/MDR-WB"
33765 "BUS/WRITE.MCTL/MDR-WB"
33766 "BUS/WRITE.MCTL/MDR-WB"
33767 "BUS/WRITE.MCTL/MDR-WB"
33768 "BUS/WRITE.MCTL/MDR-WB"
33769 "BUS/WRITE.MCTL/MDR-WB"
33770 "BUS/WRITE.MCTL/MDR-WB"
33771 "BUS/WRITE.MCTL/MDR-WB"
33772 "BUS/WRITE.MCTL/MDR-WB"
33773 "BUS/WRITE.MCTL/MDR-WB"
33774 "BUS/WRITE.MCTL/MDR-WB"
33775 "BUS/WRITE.MCTL/MDR-WB"
33776 "BUS/WRITE.MCTL/MDR-WB"

```

MACROS (CONT)

13777	WRITE-LONG-0	"BUS/WRITE-LNG, WCTRL/WDR-WB, UR, MSRC/ZERO, MUX/D, R1, ALU/OR"
13778	WRITE-LONG-M1-ANDNOT-0	"BUS/WRITE-LNG, WCTRL/WDR-WB, UR, MSRC/R1, MUX/M-01, ALU/ANDNOT"
13779	WRITE-LONG-M1-OR-0	"BUS/WRITE-LNG, WCTRL/WDR-WB, UR, MSRC/R1, MUX/M-01, ALU/OR"
13780	WRITE-LONG-NOTKAP	"BUS/WRITE-NT-LNG"
13781	WRITE-NOTRAP	"BUS/WRITE-NT"
13782	WRITE-PHY	"BUS/WRITE-PHY"
13783	WRITE-PHY-M1	"BUS/WRITE-PHY, WCTRL/WDR-WB, MSRC/R1, ALU/OR, MUX/M-S, ROT/ZERO"
13784	WRITE-PHY-R1	"BUS/WRITE-PHY, WCTRL/WDR-WB, MSRC/R1, ALU/OR, MUX/R-S, ROT/ZERO"
13785	WRITE-SECOND	"BUS/WRITE-SEC"
13786	WRITE-SECOND-UL	"BUS/WRITE-UL, WCTRL/WDR-WB, MSRC/R1, ALU/ANDNOT"
13787	WRITE-UL	"BUS/WRITE-UL, WCTRL/WDR-WB, UR, MSRC/R1, MUX/M-01, ALU/ANDNOT"
13788	WRITE-UL-M1+0	"BUS/WRITE-UL, WCTRL/WDR-WB, MSRC/R1, MUX/M-01, ALU/ANDNOT"
13789	WRITE-UL-M1-ANDNOT-0	"BUS/WRITE-UL, WCTRL/WDR-WB, UR, MSRC/R1, MUX/M-01, ALU/ANDNOT"
13790	WRITE-UL-M1-OR-0	"BUS/WRITE-UL, WCTRL/WDR-WB, MSRC/R1, MUX/M-01, ALU/OR"
13791	WRITE-UL-M1-OR-ZLIT01	"BUS/WRITE-UL, WCTRL/WDR-WB, MSRC/R1, ALU/ANDNOT, MUX/M-S, ROT/ZLIT0, LIT/LITR, LITR/L#2"
13792	WRITE-UL-M1-ANDNOT-ZLIT01	"BUS/WRITE-UL, WCTRL/WDR-WB, MSRC/R1, ALU/ANDNOT, MUX/M-S, ROT/ZLIT0, LIT/LITR, LITR/L#2"

TDC = Register Transfer Macros"

307

MACROS (CONT)

```

33848 D-D-AND-OLIT24[]
33849 D-D-AND-ZLIIT0[]
33850 D-D-AND-ZLIIT28[]
33851 D-D-OR-R[]
33852 D-D-XOR-0
33853 D-D-XOR-ZLIIT12[]
33854 D-M[]-AND-R[]
33855 D-M[]-OR
33856 D-M[]-OR[]
33857 D-M[]-ZLIIT0[]
33858 D-M[]-ZLIIT0[]
33859 D-M[]-ZLIIT0[]
33860 D-M[]-AND-R[]
33861 D-M[]-AND-ZLIIT16[]
33862 D-M[]-OR-R[]
33863 D-M[]-OR-R[]
33864 D-M[]-OR-16
33865 D-M[]-RR-16
33866 D-M[]-RR-16 Q-R[]
33867 D-Q-0
33868 D-Q-0-1
33869 D-Q-0
33870 D-Q-D-XOR-R[]
33871 D-Q-M[]-XOR-0
33872 D-Q-M[]-XOR-0
33873 D-RNUM-D-ZLIIT0[]
33874 D-RNUM-D-ZLIIT0[]
33875 D-RNUM-ZLIIT0[]
33876 D-R[]
33877 D-R[]-CONX-SIZ
33878 D-R[]-J-A-ALUK
33879 D-R[]-J-A-ALUK
33880 D-R[]-M[]
33881 D-R[]-OR-0
33882 D-R[]-OR-1
33883 D-R[]-ZEXT(XB)
33884 D-SEXT(XB) PC-PC+1
33885 D-SEXT(XB) PC-PC+1
33886 D-SEXT(XB) PC-PC+2
33887 D-SEXT(XB) PC-PC+2
33888 D-ZEXT(M[])
33889 D-ZLIIT0[]
33890 D-ZLIIT0[]-D
33891 D-ZLIIT12[]
33892 D-ZLIIT16[]
33893 D-ZLIIT24[]
33894 D-ZLIIT24[] M[]-HARD-REV
33895 D-ZLIIT24[]
33896 D-ZLIIT4[]
33897 D-ZLIIT4[]
33898 D-ZLIIT8[]
33899
33900 FLAGS-D-R[]
33901 FLAGS-D[]-AND-ZLIIT0[]
33902 FLAGS-D[]

```

```

"D01/D-WX,ALU/AND,MUX/D,S,ROT/OLIT24,LIT/LITRL,LITRL/01"
"D01/D-WX,ALU/AND,MUX/D,S,ROT/ZLIIT0,LIT/LITRL,LITRL/01"
"D01/D-WX,ALU/AND,MUX/D,S,ROT/ZLIIT28,LIT/LITRL,LITRL/01"
"D01/D-WX,ALU/OR,MUX/D,R,1,RSRC/01"
"D01/D-WX,ALU/XOR,MUX/D,0"
"D01/D-WX,MUX/D,S,RSRC/01,RSRC/ZERO,ALU/OR,MUX/M,R1"
"D02/SOR-D-WX,MSRC/01,RSRC/01,RSRC/ZERO,ALU/OR,MUX/M,R2"
"D01/D-WX,MSRC/01,RSRC/02,ALU/A+B+CI,MUX/M,R1"
"D01/D-WX,ALU/A+B+CI,MUX/M,S,MSRC/01,ROT/ZLIIT0,LIT/LITRL,LITRL/02"
"D01/D-WX,MSRC/01,RSRC/02,MUX/M,R1,ALU/A-B+CI"
"D01/D-WX,ALU/AND,MUX/M,R1,MSRC/01,RSRC/02"
"D01/D-WX,ALU/AND,MUX/M,S,RSRC/01,ROT/ZLIIT16,LIT/LITRL,LITRL/03"
"D01/D-WX,OR,MUX/M,R1,MSRC/01,RSRC/02,DTYPE/BYTE,YSIZE/1"
"D01/D-WX,MSRC/01,RSRC/02,MUX/M,R1,ALU/OR,SIZ,MSRC/02,DTYPE/BYTE,YSIZE/1"
"ALPCTL/WX-D,S,MSRC/01,ROT/RR,M,M,SIZ,YSIZE/1,DTYPE/MORD"
"ALPCTL/WX-D,S,Q-R,MSRC/01,ROT/RR,M,M,SIZ,YSIZE/1,DTYPE/MORD,RSRC/02"
"D01/D-WX,ALU/A+B+CI,SR,MUX/M,S,MSRC/01,ROT/ZERO"
"ALPCTL/WX-D,Q-Q-D"
"ALPCTL/WX-D,Q-S,ROT/MINUS1"
"ALPCTL/WX-D,Q-S,ROT/ZERO"
"D01/D-WX,MSRC/01,RSRC/02,ALU/OR"
"D01/D-WX,MSRC/01,RSRC/02,ROT/ZERO,MUX/M,S,ALU/OR"
"D01/D-WX,ALU/XOR,MUX/M,01,MSRC/01"
"D01/D-WX,MSRC/RNUM-WBUS,ALU/A+B+CI,MUX/D,S,ROT/ZLIIT0,LIT/LITRL,LITRL/01"
"ALPCTL/WX-D,S,MSRC/RNUM-WBUS,ROT/ZLIIT0,LIT/LITRL,LITRL/01"
"D01/D-WX,ALU/OR,MUX/P,S,RSRC/01,ROT/ZERO"
"D01/D-WX,RSRC/01,ROT/CONX-SIZ,MUX/R,S,ALU/A+B+CI"
"D01/D-WX,MSRC/01,RSRC/02,MUX/M,R1,ALU/AND,ALU/ALC"
"D01/D-WX,RSRC/01,RSRC/02,MUX/M,R1,ALU/B-A+CI"
"D01/D-WX,RSPC/01,MUX/R,0,ALU/OR"
"D01/D-WX,ALU/A+B+CI,SR,MUX/R,S,RSRC/01,ROT/ZERO"
"D01/D-WX,RSRC/01,SPW/RLONG,MSRC/XB,PC-PC+1,ROT/ZERO,MUX/XM,S,ALU/OR,
    ISM/ISIZE-DSIZE,YSIZE/1,DTYPE/BYTE"
"D01/D-WX,MSRC/XB,PC-PC+1,RSRC/ZERO,MUX/XM,R,ALU/XM/SGN,ALU/OR,YSIZE/1,DTYPE/BYTE,
    ISM/ISIZE-DSIZE"
"D01/D-WX,MSRC/XB,PC-PC+1,RSRC/ZERO,MUX/XM,R,ALU/XM/ZERO,ALU/OR"
"D01/D-WX,MSRC/01,RSRC/ZERO,MUX/XM,R,ALU/XM/ZERO,ALU/OR"
"ALPCTL/WX-D,S,ROT/ZLIIT0,LIT/LITRL,LITRL/01"
"D01/D-WX,MUX/D,S,ALU/B-A+CI,ROT/ZLIIT0,LIT/LITRL,LITRL/01"
"ALPCTL/WX-D,S,ROT/ZLIIT12,LIT/LITRL,LITRL/01"
"ALPCTL/WX-D,S,ROT/ZLIIT16,LIT/LITRL,LITRL/01"
"ALPCTL/WX-D,S,ROT/ZLIIT24,LIT/LITRL,LITRL/01"
"D01/D-WX,ALU/OR,OD,MUX/Z,S,ROT/ZLIIT24,LIT/LITRL,LITRL/01,MSRC/02,SPW/MLONG,
    MCTRL/REVELEV"
"ALPCTL/WX-D,S,ROT/ZLIIT4,LIT/LITRL,LITRL/01"
"ALPCTL/WX-D,S,ROT/ZLIIT8,LIT/LITRL,LITRL/01"
"CTRL/FLAGS-WB,RSRC/01,ROT/ZERO,ALU/OR,MUX/R,S,D01/D-WX"
"CTRL/FLAGS-WB,MSRC/01,ALU/AND,MUX/M,S,ROT/ZLIIT0,LIT/LITRL,LITRL/02"
"CTRL/FLAGS-WB,RSRC/01,ROT/ZERO,ALU/OR,MUX/R,S

```

MACROS (CONT)

```

33003  FLAGS_ZLIIT0[1]
33004  *CTRL/FPA_ENABLE_WB,ALPCTL/WX_S,ROT/ZLIIT0,LIT/LITRL,LITRL/81*
33005  *FPA/FPA_DATA.MBUS.MSRC/81,SPW/MLONG,RSRC/82,MUX/R,S,ROT/ZERO,ALU/OR*
33006  *FPA_M[1]
33007  *FPA_M[1]
33008  *FPA_M[1]
33009  *FPA_M[1]
33010  *FPA_M[1]
33011  *FPA_M[1]
33012  *FPA_M[1]
33013  *FPA_M[1]
33014  *FPA_M[1]
33015  *FPA_M[1]
33016  *FPA_M[1]
33017  *FPA_M[1]
33018  *FPA_M[1]
33019  *FPA_M[1]
33020  *FPA_M[1]
33021  *FPA_M[1]
33022  *FPA_M[1]
33023  *FPA_M[1]
33024  *FPA_M[1]
33025  *FPA_M[1]
33026  *FPA_M[1]
33027  *FPA_M[1]
33028  *FPA_M[1]
33029  *FPA_M[1]
33030  *FPA_M[1]
33031  *FPA_M[1]
33032  *FPA_M[1]
33033  *FPA_M[1]
33034  *FPA_M[1]
33035  *FPA_M[1]
33036  *FPA_M[1]
33037  *FPA_M[1]
33038  *FPA_M[1]
33039  *FPA_M[1]
33040  *FPA_M[1]
33041  *FPA_M[1]
33042  *FPA_M[1]
33043  *FPA_M[1]
33044  *FPA_M[1]
33045  *FPA_M[1]
33046  *FPA_M[1]
33047  *FPA_M[1]
33048  *FPA_M[1]
33049  *FPA_M[1]
33050  *FPA_M[1]
33051  *FPA_M[1]
33052  *FPA_M[1]
33053  *FPA_M[1]
33054  *FPA_M[1]
33055  *FPA_M[1]
33056  *FPA_M[1]
33057  *FPA_M[1]

```

MACROS (CONT)

[illegible]

MACROS (CONT)

[illegible]

MACROS (CONT)

```

*MSRC/81,SPM/MLONG,RSRC/82,ROT/PL,ALU/A+B+CI,SR,MUX/R,S"
*MSRC/81,SPM/MLONG,ALU/B+A-CI,MUX/M,S,ROT/ASL,R,SIZ,VSIZE/1,DTYPE/MORD,RSRC/82"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/ASL,R,SIZ,ALPCTL/WX-S"
*MSRC/81,SPM/MLONG,ROT/MINUS1,ALPCTL/WX-S"
*MSRC/81,SPM/MLONG,ALUCI/ZERO,ALU/B+A-CI,RSRC/ZERO,MUX/M,R1"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/ZERO,MUX/R,S,ALU/B+A-CI"
*MSRC/81,SPM/MLONG,ROT/ZERO,ALPCTL/WX-S,ROT/ZLIT0,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,ALU/B+CI,RSRC/82"
*MSRC/81,SPM/MLONG,CCMISC/NLATCR,CCBR-SIGN"
*MSRC/81,SPM/MLONG,CCPCL/CC-MB,CCBR-AUUS,ALPCTL/WX-S,ROT/ZLIT0,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,CTR/L,CONHEAD"
*MSRC/81,SPM/MLONG,ALPCTL/WX-S,ROT/CONX,SIZ,VSIZE/1,DTYPE/BYTE"
*MSRC/81,SPM/MLONG,ALPCTL/WX-S,ROT/CONX,SIZ,VSIZE/1,DTYPE/MORD"
*MSRC/81,SPM/MLONG,ALPCTL/WX-S,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG"
*MSRC/81,SPM/MLONG,MUX/D,S,ROT/CONX,SIZ,RSRC/ZERO"
*MSRC/81,SPM/MLONG,MUX/D,S,ROT/ZERO,ALU/0"
*MSRC/81,SPM/MLONG,MUX/D,R1,ALU/A+B+CI,RSRC/ZERO,ALUCI/ALK"
*MSRC/81,SPM/MLONG,RSRC/82,MUX/D,R1,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,RSRC/82,ALU/A+B+CI,MUX/D,R1,ALUCI/ALK"
*MSRC/81,SPM/MLONG,MUX/D,S,ROT/ZLIT12,LIT/LITRL,LITRL/82,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,MUX/D,S,ROT/ZLIT19,ROT/ZLIT12,MUX/D,S,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,LIT/LITRL/82,ROT/ZLIT12,MUX/D,S,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,LIT/LITRL,LITRL/82,ROT/ZLIT19,MUX/D,S,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,ALU/AND,MUX/D,S,ROT/ZLIT0,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,LIT/LITRL,LITRL/82,ROT/ZLIT19,MUX/D,S,ALU/AND"
*MSRC/81,SPM/MLONG,ALU/ANDNOT,MUX/D,S,ROT/ZLIT0,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/APACK,ALU/0"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/RR,M,SIZ,VSIZE/1,DTYPE/MORD"
*MSRC/81,SPM/MLONG,D02/S01,Q-WX,ALU/A+B+CI,SL,MUX/M,Q2,ALUSHF/ALU0.Q1"
*MSRC/81,SPM/MLONG,D01/D-WX,MUX/M,R,ALU/0R,RSRC/ZERO,ALUMX/SIGN"
*MSRC/81,SPM/MLONG,RSRC/ZERO,MUX/R-Q,ALU/0R,D01/D-WX"
*MSRC/81,SPM/MLONG,ALPCTL/WX-D,Q-Q-M"
*MSRC/81,SPM/MLONG,ALPCTL/WX-D,S,ROT/ZERO"
*MSRC/81,SPM/MLONG,RSRC/ZERO,ALPCTL/PEW,ROT/0"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/ZERO,MUX/R,S,ALU/0R,D01/D-WX"
*MSRC/81,SPM/MLONG,ALPCTL/WX-D,S,ROT/ZLIT0,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,ALPCTL/WX-D,S,ROT/ZLIT12,LIT/LITRL,LITRL/82"
*MSRC/81,SPM/MLONG,D01/D-WX,ROT/ZLIT12,LIT/LITRL,LITRL/82,MUX/Z,S,ALU/A+B+CI"
*MSRC/81,SPM/MLONG,CTRUL/CM-TP,FPD-FUAS"
*MSRC/81,SPM/MLONG,CTRUL/FPCTR,MUX/M,S,ROT/ASL,R,SIZ,VSIZE/1,DTYPE/MORD,RSRC/82"
*MSRC/81,SPM/MLONG,RSRC/82,ROT/ASL,R,SIZ,VSIZE/1,DTYPE/LONG,ALU/A+B+CI,MUX/M,S"
*MSRC/81,SPM/MLONG,ALU/A+B+CI,MUX/M,S,ROT/RR,RR,SIZ,RSRC/82,VSIZE/1,DTYPE/LONG"
*MSRC/81,SPM/MLONG,ALU/A+B+CI,MUX/M,S,ROT/ASL,R,SIZ,VSIZE/1,DTYPE/LONG,RSRC/82"
*MSRC/81,SPM/MLONG,ALU/A+B+CI,ALUCI/ONE,MUX/M,R1,RSRC/81,RSRC/ZERO"
*MSRC/81,SPM/MLONG,MUX/M,S,ALU/A+B+CI,ROT/PU"
*MSRC/81,SPM/MLONG,MUX/M,Q1,ALU/A+B+CI,ALUCI/ZERO"

```


MACROS (CONT)

```

4123 M[-MB-R]{
4124 *NSC/01,SPW/MJONG,RSRC/02,MUX/M,01,ALU/A+B+C,ALUCI/ZERO"
4125 M[-MB-ZLIT0]{
4126 *NSC/01,SPW/MJONG,LIT/LITR,LITR/02,ROT/ZLIT0,MUX/M,S,ALU/A+B+C"
4127 M[-MB-ZLIT12]{
4128 *NSC/01,SPW/MJONG,ALU/A+B+C,MUX/M,S,ROT/ZLIT12,LIT/LITR,LITR/02"
4129 M[-MB-ZLIT16]{
4130 *NSC/01,SPW/MJONG,ALU/A+B+C,MUX/M,S,ROT/ZLIT16,LIT/LITR,LITR/02"
4131 M[-MB-ZLIT18]{
4132 *NSC/01,SPW/MJONG,ALU/A+B+C,MUX/M,S,ROT/ZLIT18,LIT/LITR,LITR/02"
4133 M[-MB-COMX(1)]{
4134 *NSC/01,SPW/MJONG,ALU/A+B-CI,MUX/M,S,ROT/CONX.SIZ,VSIZE/1,DTYPE/BYTE"
4135 M[-MB-COMX(2)]{
4136 *NSC/01,SPW/MJONG,ALU/A+B-CI,MUX/M,S,ROT/CONX.SIZ,VSIZE/1,DTYPE/MWORD"
4137 M[-MB-F]{
4138 *NSC/01,SPW/MJONG,RSRC/02,MUX/M,01,ALU/A+B-CI"
4139 M[-MB-OLIT0]{
4140 *NSC/01,SPW/MJONG,ALU/A+B-CI,MUX/M,S,ROT/ZLIT0,LIT/LITR,LITR/02"
4141 M[-MB-OLIT16]{
4142 *NSC/01,SPW/MJONG,ALU/A+B-CI,MUX/M,S,ROT/ZLIT16,LIT/LITR,LITR/02"
4143 M[-MB-OLIT18]{
4144 *NSC/01,SPW/MJONG,ALU/A+B-CI,MUX/M,S,ROT/ZLIT18,LIT/LITR,LITR/02"
4145 M[-MB-AND,RLIT0]{
4146 *NSC/01,SPW/MJONG,ALU/AND,MUX/M,S,ROT/0LIT0,LIT/LITR,LITR/02"
4147 M[-MB-AND,RLIT16]{
4148 *NSC/01,SPW/MJONG,ALU/AND,MUX/M,S,ROT/0LIT16,LIT/LITR,LITR/02"
4149 M[-MB-AND,RLIT18]{
4150 *NSC/01,SPW/MJONG,ALU/AND,MUX/M,S,ROT/0LIT18,LIT/LITR,LITR/02"
4151 M[-MB-AND,ZLIT0]{
4152 *NSC/01,SPW/MJONG,ALU/ANDNOT,MUX/M,S,ROT/CONX.SIZ,DTYPE/BYTE,VSIZE/1"
4153 M[-MB-ANDNOT,CONX(1)]{
4154 *NSC/01,SPW/MJONG,ALU/ANDNOT,MUX/M,S,ROT/CONX.SIZ,DTYPE/BYTE,VSIZE/1"
4155 M[-MB-ANDNOT,CONX(2)]{
4156 *NSC/01,SPW/MJONG,ALU/ANDNOT,MUX/M,S,ROT/CONX.SIZ,DTYPE/MWORD,VSIZE/1"
4157 M[-MB-ANDNOT,ZLIT16]{
4158 *NSC/01,SPW/MJONG,ALU/ANDNOT,MUX/M,S,ROT/CONX.SIZ,DTYPE/LONG,VSIZE/1"
4159 M[-MB-ANDNOT,ZLIT18]{
4160 *NSC/01,SPW/MJONG,ALU/ANDNOT,MUX/M,S,ROT/CONX.SIZ,DTYPE/WORD,VSIZE/1"
4161 M[-MB-ASR,P]{
4162 *NSC/01,SPW/MJONG,APCPL/M,S,ROT/ASR,M,P"
4163 M[-MB-CLR18]{
4164 *NSC/01,SPW/MJONG,APCPL/M,S,ROT/CLR18"
4165 M[-MB-CLR28]{
4166 *NSC/01,SPW/MJONG,APCPL/M,S,ROT/CLR28"
4167 M[-MB-UR,(MB,PL,16)]{
4168 *NSC/01,SPW/MJONG,ROT/RP,M,SIZ,VSIZE/1,DTYPE/MORD,MUX/M,S,ALU/OR"
4169 M[-MB-UR,(MB,PL,8)]{
4170 *NSC/01,SPW/MJONG,ROT/RP,M,SIZ,VSIZE/1,DTYPE/WORD,MUX/M,S,ALU/OR"
4171 M[-MB-UR,(RI,RR,16)]{
4172 *NSC/01,SPW/MJONG,RSRC/02,ALU/UR,MUX/M,S,ROT/RR,RR,SIZ,VSIZE/1,DTYPE/MORD"
4173 M[-MB-UR,(RI,RR,8)]{
4174 *NSC/01,SPW/MJONG,RSRC/02,ALU/UR,MUX/M,S,ROT/RR,RR,SIZ,VSIZE/1,DTYPE/WORD"
4175 M[-MB-UR,(RI,RL,8)]{
4176 *NSC/01,SPW/MJONG,ALU/UR,MUX/M,S,ROT/RR,RR,SIZ,RSRC/02,DTYPE/BYTE,VSIZE/1"
4177 M[-MB-UR,(RI,RL,8)]{
4178 *NSC/01,SPW/MJONG,ALU/UR,MUX/M,S,ROT/RR,RR,SIZ,RSRC/02,VSIZE/1,DTYPE/WORD"
4179 M[-MB-OR,CONX(1)]{
4180 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/CONX.SIZ,DTYPE/BYTE,VSIZE/1"
4181 M[-MB-OR,CONX(2)]{
4182 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/CONX.SIZ,DTYPE/MWORD,VSIZE/1"
4183 M[-MB-OR,CONX(4)]{
4184 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/CONX.SIZ,DTYPE/WORD,VSIZE/1"
4185 M[-MB-OR,ZLIT0]{
4186 *NSC/01,SPW/MJONG,RSRC/02,MUX/M,01,ALU/OR"
4187 M[-MB-OR,ZLIT16]{
4188 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT16,LIT/LITR,LITR/02"
4189 M[-MB-OR,ZLIT18]{
4190 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT18,LIT/LITR,LITR/02"
4191 M[-MB-OR,ZLIT24]{
4192 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT24,LIT/LITR,LITR/02"
4193 M[-MB-OR,ZLIT36]{
4194 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT36,LIT/LITR,LITR/02"
4195 M[-MB-OR,ZLIT48]{
4196 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT48,LIT/LITR,LITR/02"
4197 M[-MB-OR,ZLIT60]{
4198 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT60,LIT/LITR,LITR/02"
4199 M[-MB-OR,ZLIT72]{
4200 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT72,LIT/LITR,LITR/02"
4201 M[-MB-OR,ZLIT84]{
4202 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT84,LIT/LITR,LITR/02"
4203 M[-MB-OR,ZLIT96]{
4204 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT96,LIT/LITR,LITR/02"
4205 M[-MB-OR,ZLIT108]{
4206 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT108,LIT/LITR,LITR/02"
4207 M[-MB-OR,ZLIT120]{
4208 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT120,LIT/LITR,LITR/02"
4209 M[-MB-OR,ZLIT132]{
4210 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT132,LIT/LITR,LITR/02"
4211 M[-MB-OR,ZLIT144]{
4212 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT144,LIT/LITR,LITR/02"
4213 M[-MB-OR,ZLIT156]{
4214 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT156,LIT/LITR,LITR/02"
4215 M[-MB-OR,ZLIT168]{
4216 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT168,LIT/LITR,LITR/02"
4217 M[-MB-OR,ZLIT180]{
4218 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT180,LIT/LITR,LITR/02"
4219 M[-MB-OR,ZLIT192]{
4220 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT192,LIT/LITR,LITR/02"
4221 M[-MB-OR,ZLIT204]{
4222 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT204,LIT/LITR,LITR/02"
4223 M[-MB-OR,ZLIT216]{
4224 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT216,LIT/LITR,LITR/02"
4225 M[-MB-OR,ZLIT228]{
4226 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT228,LIT/LITR,LITR/02"
4227 M[-MB-OR,ZLIT240]{
4228 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT240,LIT/LITR,LITR/02"
4229 M[-MB-OR,ZLIT252]{
4230 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT252,LIT/LITR,LITR/02"
4231 M[-MB-OR,ZLIT264]{
4232 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT264,LIT/LITR,LITR/02"
4233 M[-MB-OR,ZLIT276]{
4234 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT276,LIT/LITR,LITR/02"
4235 M[-MB-OR,ZLIT288]{
4236 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT288,LIT/LITR,LITR/02"
4237 M[-MB-OR,ZLIT300]{
4238 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT300,LIT/LITR,LITR/02"
4239 M[-MB-OR,ZLIT312]{
4240 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT312,LIT/LITR,LITR/02"
4241 M[-MB-OR,ZLIT324]{
4242 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT324,LIT/LITR,LITR/02"
4243 M[-MB-OR,ZLIT336]{
4244 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT336,LIT/LITR,LITR/02"
4245 M[-MB-OR,ZLIT348]{
4246 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT348,LIT/LITR,LITR/02"
4247 M[-MB-OR,ZLIT360]{
4248 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT360,LIT/LITR,LITR/02"
4249 M[-MB-OR,ZLIT372]{
4250 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT372,LIT/LITR,LITR/02"
4251 M[-MB-OR,ZLIT384]{
4252 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT384,LIT/LITR,LITR/02"
4253 M[-MB-OR,ZLIT396]{
4254 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT396,LIT/LITR,LITR/02"
4255 M[-MB-OR,ZLIT408]{
4256 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT408,LIT/LITR,LITR/02"
4257 M[-MB-OR,ZLIT420]{
4258 *NSC/01,SPW/MJONG,ALU/OR,MUX/M,S,ROT/ZLIT420,LIT/LITR,LITR/02"

```

MACROS (CONT)

```

4178 M[-MB,OR,ZLIT28[I]]
4179 M[-MB,OR,ZLIT28[I]]
4180 M[-MB,OR,ZLIT28[I]]
4181 M[-MB,RL-1]
4182 M[-MB,RL-24]
4183 M[-MB,RL-4]
4184 M[-MB,RL-4]
4185 M[-MB,RL-24]
4186 M[-MB,RP-24]
4187 M[-MB,RR-4]
4188 M[-MB,RR-8]
4189 M[-MB,RR-P]
4190 M[-MB,RR-P]
4191 M[-MB,XOR,ZLIT12[I]]
4192 M[-MB,XOR,ZLIT12[I]]
4193 M[-DIT01[I]]
4194 M[-DIT116[I]]
4195 M[-DIT124[I]]
4196 M[-DIT128[I]]
4197 M[-PACK(MB R[I])]
4198 M[-PL]
4199 M[-PL]
4200 M[-PSL0]
4201 M[-PSL0]
4202 M[-Q,0,D]
4203 M[-Q,0,MB,PL-{}]
4204 M[-Q,D,RP[{}]+ALKC]
4205 M[-Q,D,RL-{}]+ALKC
4206 M[-Q,D,RLAS=I]
4207 M[-Q,D,RLAS=I]
4208 M[-Q,0,MB,XOR-R[I]]
4209 M[-Q,D,PT[I]]
4210 M[-Q,UNPACK(MB R[I])]
4211 M[-Q,UNPACK(MB R[I])]
4212 M[-R[I]]
4213 M[-R[I]]
4214 M[-R[I]]
4215 M[-R[I]]
4216 M[-R[I]]
4217 M[-R[I]]
4218 M[-R[I]]
4219 M[-R[I]]
4220 M[-R[I]]
4221 M[-R[I]]
4222 M[-R[I]]
4223 M[-R[I]]
4224 M[-R[I]]
4225 M[-R[I]]
4226 M[-R[I]]
4227 M[-R[I]]
4228 M[-R[I]]
4229 M[-R[I]]
4230 M[-R[I]]
4231 M[-R[-2]]
4232 M[-R[-4]]

```

MACROS (CONT)

[illegible]

4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343

316

MACROS (CONT)

[illegible]

MACROS (CONT)

[illegible]

MACROS (CONT)

[illegible]

MACROS (CONT)

MACROS (CONT)

[illegible]

MACROS (CONT)

4618	R11_PL-Q-Q,M1	*R5C0/A1,SPW/LONG,ROT/SL,PL+NB,MSRC/02,ALPCTL/MX-Q-Q,M*
4619	R11_PL-Q-Q,M1	*R5C0/A1,SPW/LONG,ROT/SL,PL+NB,MSRC/02,ALPCTL/MX-Q-Q,M*
4620	R11_Q-QD	*R5C0/A1,SPW/LONG,CCESL/NB-PSL,CCEP-SIGND*
4621	R11-Q-QD	*R5C0/A1,SPW/LONG,ALPCTL/MX-Q-Q,D*
4622	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,MSRC/02,ALPCTL/MX-Q-Q,M*
4623	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,MSRC/02,MUX/R,0,ALU/B-A-B-C-I*
4624	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,MSRC/02,MUX/R,0,ALU/B-A-B-C-I*
4625	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,ROT/ZERO,ALPCTL/MX-Q-S*
4626	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,ROT/ZERO,ALPCTL/MX-Q-S*
4627	R11-Q-QD	*R5C0/A1,SPW/LONG,ROT/CONX,SIZ,VSIZE/1,DTYPE/BYTE,ALPCTL/MX-Q-S*
4628	R11-Q-QD	*R5C0/A1,SPW/LONG,ROT/CONX,SIZ,VSIZE/1,DTYPE/BYTE,ALPCTL/MX-Q-S*
4629	R11-Q-QD+PB+ALVC	*R5C0/A1,SPW/LONG,ROT/ZERO,MUX/R,0,S,ALU/OR,DOI/Q-W*
4630	R11-Q-QD	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ZERO,MUX/R,0,R1,ALU/A+B-C1,ALU/C/ALKC*
4631	R11-Q-EXP(M1)	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ZERO,MUX/R,0,R1,ALU/A+B-C1,ALU/C/ALKC*
4632	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ZERO,MUX/R,0,R1,ALU/A+B-C1,ALU/C/ALKC*
4633	R11-Q-Q,M1,XZ,M*	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ZERO,MUX/R,0,R1,ALU/A+B-C1,ALU/C/ALKC*
4634	R11-Q-Q,M1	*R5C0/A1,SPW/LONG,ALPCTL/MX-Q-S,MSRC/02,ROT/XZ,M*
4635	R11-Q-QR+Q	*R5C0/A1,SPW/LONG,DOI/Q-W,M,ALU/B-A-C1,MUX/M,01,MSRC/02*
4636	R11-Q-Q,EXT(M1)	*R5C0/A1,SPW/LONG,ROT/MINUS1,MUX/R,S,ALU/A+B-C1*
4637	R11-Q-R+1	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ZERO,MUX/XM,S,ALU/OR,DOI/Q-W*
4638	R11-Q-R+1	*R5C0/A1,SPW/LONG,ROT/MINUS1,MUX/R,S,ALU/A+B-C1,Z,VSIZE/1,DTYPE/BYTE*
4639	R11-Q-R+CONX(2)	*R5C0/A1,SPW/LONG,ALU/A+B-C1,MUX/R,S,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG*
4640	R11-Q-R+CONX(2)	*R5C0/A1,SPW/LONG,ALU/A+B-C1,MUX/R,S,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG*
4641	R11-Q-R+CONX,SIZ	*R5C0/A1,SPW/LONG,ALU/A+B-C1,MUX/R,S,ROT/CONX,SIZ,VSIZE/1,DTYPE/IDEP*
4642	R11-Q-R+Q	*R5C0/A1,SPW/LONG,MUX/R,0,ALU/A+B+C1*
4643	R11-Q-R+1	*R5C0/A1,SPW/LONG,ROT/MINUS1,MUX/R,S,ALU/A+B-C1*
4644	R11-Q-R+CONX(2)	*R5C0/A1,SPW/LONG,ROT/CONX,SIZ,MUX/R,S,ALU/A+B-C1,VSIZE/1,DTYPE/LONG*
4645	R11-Q-R+CONX(4)	*R5C0/A1,SPW/LONG,ALU/A+B-C1,MUX/R,S,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG*
4646	R11-Q-R+CONX,SIZ	*R5C0/A1,SPW/LONG,ROT/CONX,SIZ,MUX/R,S,ALU/A+B-C1,ALU/C/ALKC*
4647	R11-Q-R+ALVC	*R5C0/A1,SPW/LONG,ALU/A+B-C1,MUX/M,R1,MSRC/02*
4648	R11-Q-R+1	*R5C0/A1,SPW/LONG,MSRC/02,MUX/M,R1,ALU/A+B+C1*
4649	R11-Q-R+1	*R5C0/A1,SPW/LONG,ALPCTL/MX-S,ROT/ASL,R,7*
4650	R11-Q-R+Q	*R5C0/A1,SPW/LONG,ALPCTL/MX-S,ROT/ASL,R,7*
4651	R11-Q-R,AND,(M1),RR,16	*R5C0/A1,SPW/LONG,ALU/A+Q,ALU/A+B-C1*
4652	R11-Q-R,AND,(M1),RR,8	*R5C0/A1,SPW/LONG,ALU/A+Q,ALU/A+B-C1*
4653	R11-Q-R,ANDNOT,Q	*R5C0/A1,SPW/LONG,ALU/A+Q,ALU/A+B-C1*
4654	R11-Q-R,ASL-1	*R5C0/A1,SPW/LONG,MUX/R,0,R1,ALU/A+B-C1,VSIZE/1,DTYPE/LONG*
4655	R11-Q-R,ASL-1	*R5C0/A1,SPW/LONG,ALPCTL/MX-S,ROT/ASL,R,7*
4656	R11-Q-R,ASL-7	*R5C0/A1,SPW/LONG,ALPCTL/MX-S,ROT/ASL,R,7*
4657	R11-Q-R,ASL,SIZ	*R5C0/A1,SPW/LONG,ALPCTL/MX-S,ROT/ASL,R,7*
4658	R11-Q-R,OR,(M1),ASL,P	*R5C0/A1,SPW/LONG,MSRC/02,ROT/ASL,M,P,MUX/R,S,ALU/OR*
4659	R11-Q-R,OR,(M1),RR,16	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,ROT/RM,M,SIZ,MSRC/02,VSIZE/1,DTYPE/MORD*
4660	R11-Q-R,OR,(M1),RR,24	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,ROT/RM,M,SIZ,MSRC/02,VSIZE/1,DTYPE/BYTE*
4661	R11-Q-R,OR,(M1),RR,8	*R5C0/A1,SPW/LONG,MSRC/02,MUX/R,S,ROT/RM,M,SIZ,MSRC/02,VSIZE/1,DTYPE/LONG*
4662	R11-Q-R,OR,(M1),RR,8	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,ALU/OR,ROT/RL,M,P,TE*
4663	R11-Q-R,OR,(M1),RR,16	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,MSRC/02,ROT/RM,M,SIZ,VSIZE/1,DTYPE/MORD*
4664	R11-Q-R,OR,(M1),RR,24	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,MSRC/02,ROT/RM,M,SIZ,VSIZE/1,DTYPE/LONG*
4665	R11-Q-R,OR,(M1),RR,8	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,MSRC/02,ROT/RM,M,SIZ,VSIZE/1,DTYPE/BYTE*
4666	R11-Q-R,OR,(M1),RR,SIZ	*R5C0/A1,SPW/LONG,ROT/RM,M,SIZ,MUX/R,S,ALU/OR,MSRC/02*
4667	R11-Q-R,OR,(M1),XZ	*R5C0/A1,SPW/LONG,ROT/XZ,M,MUX/R,S,ALU/OR,MSRC/02*
4668	R11-Q-R,OR,CONX(1)	*R5C0/A1,SPW/LONG,ALU/A+Q,MUX/R,S,ROT/CONX,SIZ,VSIZE/1,DTYPE/BYTE*
4669	R11-Q-R,OR,EXT(M1)	*R5C0/A1,SPW/LONG,MSRC/02,MUX/XM,R,ALU/XM,ZERO,ALU/OR*
4670	R11-Q-R,RR,16	*R5C0/A1,SPW/LONG,ROT/RR,RR,SIZ,VSIZE/1,DTYPE/LONG,ALPCTL/MX-S*
4671	R11-Q-R,RR,16	*R5C0/A1,SPW/LONG,ROT/RR,RR,SIZ,VSIZE/1,DTYPE/LONG,ALPCTL/MX-S*
4672	R11-Q-R,RR,8	*R5C0/A1,SPW/LONG,ROT/RR,RR,SIZ,VSIZE/1,DTYPE/LONG,ALPCTL/MX-S*

MACROS (CONT)

[illegible]

```

4728 STEPC_Q.W[1].SP.1
4729 STEPC_Q.W[1].SP.1
4730 STEPC_Q.W[1].SP.1
4731 STEPC_Q.W[1].SP.1
4732 STEPC_Q.W[1].SP.1
4733 STEPC_Q.W[1].SP.1
4734 STEPC_Q.W[1].SP.1
4735 STEPC_Q.W[1].SP.1
4736 STEPC_Q.W[1].SP.1
4737 STEPC_Q.W[1].SP.1
4738 STEPC_Q.W[1].SP.1
4739 STEPC_Q.W[1].SP.1
4740 STEPC_Q.W[1].SP.1
4741 STEPC_Q.W[1].SP.1
4742 STEPC_Q.W[1].SP.1
4743 STEPC_Q.W[1].SP.1
4744 STEPC_Q.W[1].SP.1
4745 STEPC_Q.W[1].SP.1
4746 STEPC_Q.W[1].SP.1
4747 STEPC_Q.W[1].SP.1
4748 STEPC_Q.W[1].SP.1
4749 STEPC_Q.W[1].SP.1
4750 STEPC_Q.W[1].SP.1
4751 STEPC_Q.W[1].SP.1
4752 STEPC_Q.W[1].SP.1
4753 STEPC_Q.W[1].SP.1
4754 STEPC_Q.W[1].SP.1
4755 STEPC_Q.W[1].SP.1
4756 STEPC_Q.W[1].SP.1
4757 STEPC_Q.W[1].SP.1
4758 STEPC_Q.W[1].SP.1
4759 STEPC_Q.W[1].SP.1
4760 STEPC_Q.W[1].SP.1
4761 STEPC_Q.W[1].SP.1
4762 STEPC_Q.W[1].SP.1
4763 STEPC_Q.W[1].SP.1
4764 STEPC_Q.W[1].SP.1
4765 STEPC_Q.W[1].SP.1
4766 STEPC_Q.W[1].SP.1
4767 STEPC_Q.W[1].SP.1
4768 STEPC_Q.W[1].SP.1
4769 STEPC_Q.W[1].SP.1
4770 STEPC_Q.W[1].SP.1
4771 STEPC_Q.W[1].SP.1
4772 STEPC_Q.W[1].SP.1
4773 STEPC_Q.W[1].SP.1
4774 STEPC_Q.W[1].SP.1
4775 STEPC_Q.W[1].SP.1
4776 STEPC_Q.W[1].SP.1
4777 STEPC_Q.W[1].SP.1
4778 STEPC_Q.W[1].SP.1
4779 STEPC_Q.W[1].SP.1
4780 STEPC_Q.W[1].SP.1
4781 STEPC_Q.W[1].SP.1
4782 STEPC_Q.W[1].SP.1

```

MACROS (CONT)

[illegible]

MACROS (CONT)

[illegible]

```

4893A WBD-CONX(1)
4894A WBD-ATCR
4895A WBD-PAKNC
4896A WBD-ZLIT0
4897A WBD-ZLIT1
4898A WBD-ZLIT16(U)
4899A WBD-ZLIT24(U)
4900A WBD-PL
4901A WBD-OLIT24(U)
4902A WBD-Q
4903A WBD-ZLIT0
4904A WBD-AND-ZLIT0
4905A WBD-AND-ZLIT1
4906A WBD-AND-ZLIT24(U)
4907A WBD-ANDNOT-ZLIT0(U)
4908A WBD-XOR-R(U)
4909A WBD-XOR-ZLIT0(U)
4910A WBD-XOR-ZLIT16(U)
4911A WBD-XOR-ZLIT24(U)
4912A WBD-XOR-ZLIT24(U)
4913A WBD-EXE(M(U)) Q_ZEXT(MB)
4914A WBD-FA
4915A WBD(M(U))
4916A WBD(M(U)) PL-MB.WSS
4917A WBD(M(U))+CONX(1)
4918A WBD(M(U))+P5UC
4919A WBD(M(U))+P5UC
4920A WBD(M(U))+P5UC
4921A WBD(M(U))+R(U)+P5UC
4922A WBD(M(U))+ZLIT0(U)
4923A WBD(M(U))+ZLIT0(U)
4924A WBD(M(U))-(MB,CLR2B)
4925A WBD(M(U))-(R(U),XZ)
4926A WBD(M(U))-1
4927A WBD(M(U))-PL
4928A WBD(M(U))-P5UC
4929A WBD(M(U))-P5UC
4930A WBD(M(U))-Q-P5UC
4931A WBD(M(U))-R(U)
4932A WBD(M(U))-R(U)-ALNK
4933A WBD(M(U))-ZLIT0(U)
4934A WBD(M(U))-ZLIT8(U)
4935A WBD(M(U))-AND-CONX(1)
4936A WBD(M(U))-AND-CONX(2)
4937A WBD(M(U))-AND-CONX(4)
4938A WBD(M(U))-AND-OLIT0(U)
4939A WBD(M(U))-AND-0
4940A WBD(M(U))-AND-R(U)
4941A WBD(M(U))-AND-ZLIT0(U)
4942A WBD(M(U))-AND-ZLIT12(U)
4943A WBD(M(U))-AND-ZLIT16(U)
4944A WBD(M(U))-AND-ZLIT24(U)
4945A WBD(M(U))-AND-ZLIT24(U)
4946A WBD(M(U))-AND-ZLIT8(U)
4947A WBD(M(U))-AND-ZLIT8(U)

```

MACROS (CONT)

```

74948 WB-M[1].ANDNOT,ZLI10[1]
74949 WB-M[1].ANDNOT,ZLI124[1]
74950 WB-M[1].ASR,-P
74951 WB-M[1].ASR,P
74952 WB-M[1].CLRD,P
74953 WB-M[1].CLRD,B
74954 WB-M[1].OR,R1
74955 WB-M[1].OR,R
74956 WB-M[1].RR,24
74957 WB-M[1].RR,4
74958 WB-M[1].RR,8
74959 WB-M[1].RR,P
74960 WB-M[1].VPR,-R[1]
74961 WB-M[1].XOR,Q
74962 WB-M[1].XOR,Q,Q,SL,1,OR,1
74963 WB-M[1].XOR,Q,Q,R,1
74964 WB-M[1].XOR,R[1]
74965 WB-M[1].XOR,ZLI10[1]
74966 WB-M[1].XOR,ZLI18[1]
74967 WB-M[1].XZ,MM
74968 WB-M[1].XZ,MM
74969 WB-M[1].XZ,MM
74970 WB-PSZ
74971 WB-Q
74972 WB-Q,Q,M[1]
74973 WB-Q,Q
74974 WB-Q,Q,M[1]
74975 WB-Q,Q,R[1]
74976 WB-Q,Q,M[1]
74977 WB-Q,Q,M[1]
74978 WB-Q,Q,M[1]
74979 WB-Q,Q,M[1]
74980 WB-Q,Q,M[1]
74981 WB-Q,Q,M[1]
74982 WB-Q,Q,M[1]
74983 WB-Q,Q,M[1]
74984 WB-Q,Q,M[1]
74985 WB-Q,Q,M[1]
74986 WB-Q,Q,M[1]
74987 WB-Q,Q,M[1]
74988 WB-Q,Q,M[1]
74989 WB-Q,Q,M[1]
74990 WB-Q,Q,M[1]
74991 WB-Q,Q,M[1]
74992 WB-Q,Q,M[1]
74993 WB-Q,Q,M[1]
74994 WB-Q,Q,M[1]
74995 WB-Q,Q,M[1]
74996 WB-Q,Q,M[1]
74997 WB-Q,Q,M[1]
74998 WB-Q,Q,M[1]
74999 WB-Q,Q,M[1]
75000 WB-Q,Q,M[1]
75001 WB-Q,Q,M[1]
75002 WB-Q,Q,M[1]

"ALU/ANDNOT,MUX/M,S,MSRC/81,ROT,ZLI10,LIT/LITR,LITR/L82"
"MSRC/81,ROT,ZLI10,LIT/LITR,LITR/L82"
"MSRC/81,ROT/ASH,M,-P,MSRC/81"
"MSRC/81,ROT/BODSAP,MUX/R,S,RSRC/ZERO,ALU/OR"
"ALPCTL/MX,S,ROT/CLR28M,MSRC/81"
"MSRC/81,MUX/H,R1,ALU/OR,MSRC/82"
"ALPCTL/MX,S,ROT/RR,MM,SIZ,MSRC/81,VSIZE/1,DTYPE/WORD"
"ALPCTL/MX,S,ROT/RR,MM,SIZ,VSIZE/1,DTYPE/LONG,MSRC/81"
"ALPCTL/MX,S,ROT/RR,MM,4,MSRC/81,RSRC/81"
"ALPCTL/MX,S,ROT/RR,MM,4,MSRC/81,ROT/CLR28M,MSRC/81"
"ALPCTL/MX,S,ROT/RR,MM,4,MSRC/81,DTYPE/BYTE,MSRC/81"
"ALU/B-A-CI,MUX/R,S,MSRC/82,ROT/XZ,VPR,MSRC/81"
"MSRC/81,MUX/M,Q1,ALU/XOR"
"ALU/XOR,MUX/M,Q2,MSRC/81,DQ2/SQ1,ALUSHF/ONE"
"ALU/XOR,MUX/M,Q2,MSRC/81,DQ2/SQ1,ALUSHF/ROT"
"ALU/XOR,MUX/M,Q1,MSRC/81,RSRC/82"
"ALU/XOR,MUX/M,S,MSRC/81,ROT,ZLI10,LIT/LITR,LITR/L82"
"MSRC/81,ROT/CLR28M,MSRC/81"
"MSRC/81,ROT/ASH,M,-P,ALPCTL/MX,-NOT,S"
"ROT/PL,RSRC/ZERO,MUX/R,S,ALU/A-B-CI,SL"
"CCPSL/WB-PSL,CCHR,SIGND"
"ALU/OR,MUX/R,Q,RSRC/ZERO"
"MSRC/81,ALPCTL/MX-Q,Q,M"
"MUX/D,Q1,ALU/B-A-CI,ALUCI/ZERO"
"MUX/M,Q1,MSRC/81,ALU/B-A-CI"
"MSRC/81,ROT/CLR28M,MSRC/81"
"MSRC/81,RSRC/ZERO,MUX/M,R1,ALU/OR,DQ1/Q-Q,X"
"MSRC/81,MSRC/81"
"MSRC/81,MUX/R,S,ROT/ZERO,ALU/OR"
"ALU/A-B-CI,MUX/R,S,MSRC/81,ROT/ZERO"
"MSRC/81,ROT/ZERO,MUX/R,S,ALU/A-B-CI"
"MSRC/81,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG,MUX/R,S,ALU/A-B-CI"
"MSRC/81,ROT/CONX,SIZ,VSIZE/1,DTYPE/LONG,MUX/R,S,ALU/A-B-CI"
"MSRC/81,MUX/R,Q,ALU/A-B-CI"
"MSRC/81,MUX/R,Q,ALU/A-B-CI"
"MSRC/81,PC-PC+1,RSRC/81,MUX/M,R1,ALU/B-A-CI,VSIZE/1,DTYPE/LONG,ISTRM/ISIZE-DSIZE"
"MSRC/81,PC-PC+1,RSRC/81,MUX/M,R1,ALU/B-A-CI,VSIZE/1,DTYPE/LONG,ISTRM/ISIZE-DSIZE"
"MSRC/81,MUX/R,Q,DTYPE/BYTE,ISTRM/ISIZE-DSIZE"
"MSRC/81,MUX/R,Q,DTYPE/BYTE,ISTRM/ISIZE-DSIZE"
"MSRC/81,MUX/R,Q,DTYPE/BYTE,ISTRM/ISIZE-DSIZE"
"MSRC/81,MUX/R,Q,DTYPE/BYTE,ISTRM/ISIZE-DSIZE"
"ALPCTL/MX,S,ROT/RR,MM,SIZ,VSIZE/1,DTYPE/WORD,MSRC/81"
"ALPCTL/MX,S,MSRC/81,ROT/RR,MM,SIZ,VSIZE/1,DTYPE/LONG"
"ALPCTL/MX,S,ROT/RR,MM,SIZ,VSIZE/1,DTYPE/BYTE,MSRC/81"
"MSRC/81,ROT/RR,MM,SIZ,ALPCTL/MX,S"
"MSRC/81,MSRC/81,ROT/RR,MM,SIZ,ALU/A-B-CI,SR"
"ALU/XOR,MUX/M,Q1,ALU/XOR"
"ALU/XOR,MUX/M,Q1,ALU/XOR"
"ALU/ANDNOT,MUX/M,S,MSRC/81,ROT,ZLI10,LIT/LITR,LITR/L82"
"MSRC/81,PC-PC+1,RSRC/ZERO,ALU/MX,STRM/ISIZE-DSIZE"

```


MACROS (CONT)

```

;5003 WB_SEXT(XB)-R[] PC-PC+1
;5004 "MSRC/XB.PC-PC+1,ALU/A-B-CI,MUX/XM.R,ALUXM/SIGN,VSIZE/1,
;5005 DTTYPE/BYTE,ISTRM/ISIZE-DSIZE"
;5006 "MSRC/XB.PC-PC+1,ROT/MINUS1,MUX/XM.S,ALUXM/SIGN,ALU/XOR,DTTYPE/BYTE,VSIZE/1,
;5007 WB_SEXT(XB).XOR.MINUS1 PC-PC+2
;5008 "MSRC/XB.PC-PC+1,ROT/MINUS1,MUX/XM.S,ALUXM/SIGN,ALU/XOR,DTTYPE/MORO,VSIZE/1,
;5009 WB_XB-R[] PC-PC+4
;5010 "MSRC/XB.PC-PC+1,MSRC/XB.PC-PC+1,ALU/A-B-CI,VSIZE/1,
;5011 WB_ZEXT(X[])
;5012 DTTYPE/LONG,ISTRM/ISIZE-DSIZE"
;5013 WB_ZEXT(M[])-R[]
;5014 "MSRC/#1,RSRC/#2,MUX/XM.R,ALUXM/ZERO,ALU/A-B-CI"
;5015 WB_ZEXT(X[]).AND.R[]
;5016 "ALU/OR,ALUXM/ZERO,MUX/XM.R,MSRC/XB.PC-PC+1,RSRC/ZERO,VSIZE/1,DTTYPE/BYTE,ISTRM/ISIZE-DSIZE"
;5017 "MSRC/XB.PC-PC+1,RSRC/#1,ALUXM/ZERO,MUX/XM.R,ALU/A-B-CI,VSIZE/1,
;5018 DTTYPE/BYTE,ISTRM/ISIZE-DSIZE"
;5019 WB_ZEXT(XB)-R[] PC-PC+1
;5020 "MSRC/XB.PC-PC+1,RSRC/#1,ALUXM/ZERO,MUX/XM.R,ALU/A-B-CI,VSIZE/1,
;5021 WB_ZLIT0()-M[]
;5022 DTTYPE/MORO,ISTRM/ISIZE-DSIZE"
;5023 WB_ZLIT0()-M[]
;5024 "CTRL/ADR.WB.UR,ALU/OR,MUX/M.S,MSRC/#1,ROT/ZLIT24,LIT/LITR,LITR/#2"
;5025 WDR_UNHGT(R[])
;5026 "CTRL/ADR.WB.UR,X.R,RSRC/#1,ROT/ZERO"
;5027 "ALUDD/OP.OD,MUX/Z.S,ROT/CONX.SIZ

```

MACROS (CONT)

```

15026 .TDC " Branching Macros"
15027 (MTEMP3)-SI) BYTE RANGE CHECK?
15028 (PLAS1).GT.32?
15029
15030
15031 ABSVAL M(L)<7-0>?
15032 ACLO FLOCK?
15033 ADD1(FLAG0)?
15034 ADD2(FLAG1) ADD1(FLAG0)?
15035 ALK?
15036 ALK? INT?
15037 ALU?
15038 ALUS-UNSGN OLDALUS?
15039 ASCII SIGN(M1)?
15040
15041 BCD CHECK?
15042 BCD CHECK M1)?
15043 BCD SIGN ZERO?
15044 BCD SIGN ZERO(DEF)?
15045
15046
15047 BINARY LOAD?
15048 BOOT(FLAG MNOINT)?
15049 BRA UN ADD?
15050
15051 CCR1 SIGN? CMP .NOT.IRO?
15052 CCR1 LIT?
15053 CCR1 LIT? ALU?
15054 CHECK INTERRUPTS?
15055 CMP SIGN?
15056 COUNT OR INT TIMER?
15057
15058 DIVIDEND SIGN?
15059 DBZ STEPC?
15060 DSIZ?
15061
15062 EMODH(FLAG1)?
15063 EXPONENT RANGE?
15064
15065 FLAG0?
15066 FLAG1 (FLAG2.XOR.FLAG3)?
15067 FLAG1?
15068 FLAG2?
15069 FLAG3?
15070 FLAG4?
15071 FLAG<1-0>?
15072 FLAG<2-0>?
15073 FPA PRESENT?
15074 FPA(FLAG0)?
15075 FPDT?
15076 FPS?
15077 FPS?
15078 FPS?
15079 FRO.FLTZ?
15080

```

```

"BIT/SRSTA,MSRC/81,MUX/M.S,ALU/A-B-CI,ROT/SL"
"BIT/SRSTA,ROTSK/VIELD.000"

"BIT/SRSTA,ROT/MINUS1,MSRC/81,MUX/M.S,ALU/AND"
"BIT/FFS3"
"BIT/FLAG0"
"BIT/FLAG00"
"BIT/MUS31TD30,ALPCTL/WB-ALUF"
"BIT/CCBR1.INT-TS"
"BIT/CCBR.CC/NOP.CCBR-ALUS"
"BIT/CCBR.CCMISC/ALUS-UNSGN.CCBR-ALUS"
"BIT/SRSTA,MSRC/81,RSRC/ZERO,ALU/OR,MUX/M.81,ROTSK/ASCIIIGN.073"

"BIT/BDCCHK"
"BIT/BDCCHK,MSRC/81,ALU/A+B+CI.BCD,MUX/R.S,RSRC/ZERO,ROT/CVTNP"
"BIT/SRSTA,ROT/BDCSP,MSRC/81"
"BIT/CCBR.CC/NOP.CCBR-ALUS"
"BIT/CCBR"

"BIT/CCBR.CC/NOP.CCBR-ALUS"
"BIT/MM.NOINT"
"BIT/BRA.UN.ADD"

"BIT/CCBR.CC/CCOP1.CCBR-SIGN"
"BIT/CCBR1.CCBRO.IRO.CC/CCOP2.CCBR-SIGN"
"BIT/CCBR.CCPSL/CC.WB.CCBR-ALUS.LIT/LITRL,LITRL/81,ROT/ZLITO,ALPCTL/WX-S"
"BIT/CCBR1.INT-TS,VSIZE/1.DTYPE/LONG"
"BIT/CCBR.CCMISC/NOP.CCBR-CSIGNS"
"BIT/CCBR1.INT-TS"

"MSRC/TEMP1,BUT/FRO.FLTZ"
"BIT/DBZ.SC"
"BIT/DSIZ"

"BIT/MM.NOINT"
"BIT/SRSTA"

"BIT/FLAG0"
"BIT/FLAG23"
"BIT/FLAG1"
"BIT/FLAG2"
"BIT/FLAG3"
"BIT/MM.NOINT"
"BIT/FLAG1T00"
"BIT/FLAG2T00"
"BIT/NO.FPA"
"BIT/FLAG0"
"BIT/FED"
"BIT/FFS1"
"BIT/FFS2"
"BIT/FFS3"
"BIT/FRO.FLTZ"

```

MACROS (CONT)

```

%5081 GFLOAT(FLAG4)?
%5082 "BUT/MM.NOINT"
%5083 INTEND OR TIMSR?
%5084 "CC/NOP.CCBB-SIGND,BUT/CCBR1.INT-TS"
%5085 IP-TS(SIGN CNP)?
%5086 "BUT/CCBR1.INT-TS,CCMISC/NOP.CCBB-BRATST"
%5087 IR<2>?
%5088 "BUT/IR2"
%5089 IR<5>?
%5090 "BUT/IRS"
%5091 IR<2-0>?
%5092 "BUT/IR-2T00"
%5093 LOD BRAT?
%5094 "BUT/LOD.BRA"
%5095 LOD INC.BRA?
%5096 "BUT/LOD.INC.BRA"
%5097 MOP.GPR.R.RUM.EU-7?
%5098 "BUT/SPASTA,"CTRL/MOR-WB,RSRC/GPR.R,ROT/ZERO,MUX/R.S,ALU/OR"
%5099 MOR-ZEXT(OSR) BRATST?
%5100 "BUT/CCBR,CCPSL/MOR-OSR.CCBB-BRATST"
%5101 MICRO VECTOR?
%5102 "BUT/UVCTR,CLKX/XTND"
%5103 MM.ALLOW.INT?
%5104 "BUT/MM.ALLOW.INT"
%5105 MM.NOINT?
%5106 "BUT/MM.NOINT"
%5107 MOPZERO (MULI XOR MUL2)?
%5108 "BUT/F1.XOR23"
%5109 MOPZERO(FLAG1)?
%5110 "BUT/FLAG1"
%5111 MUL1(FLAG2) XOR MUL2(FLAG3)?
%5112 "BUT/F1.XOR23"
%5113 MUL2(FLAG3)?
%5114 "BUT/FLAG3"
%5115 M1 BIT24?
%5116 "BUT/MX.NE.0,ALU/AND,MUX/M.S,MSRC/81,ROT/ZLIT24,LIT/LITRL,LITBL/I"
%5117 M1.EQ.1?
%5118 "BUT/CCBR0,SRKSTA0.CC/NOP.CCBB-SIGND,MSRC/81,MUX/M.S,ALU/NOTAND,ROT/MINUS1"
%5119 M1<31-16>.EQ.FFFF?
%5120 "BUT/CCBR,ALPCTL/MX-.NOT-.S,ROT/RR.MM.S1Z,VSIZE/1,DTYPE/MOR,MSRC/81,CC/NOP.CCBB-SIGND"
%5121 QUD ADDRESS?
%5122 "BUT/CM.OGD.ADD"
%5123 OTHER UTRAPS?
%5124 "BUT/BUTXB"
%5125 OPZERO(FLAG3)?
%5126 "BUT/FLAG3"
%5127 OVER(FLAG2)?
%5128 "BUT/FLAG2"
%5129 PL<4-0>.EQ.0?
%5130 "BUT/SPKSTA"
%5131 PL<4-0>.EQ.0? PL<5>?
%5132 "BUT/SPKSTA,ROTSRK/PL.EQ.0.SIGN.120"
%5133 POP1C(FLAG4)?
%5134 "BUT/MM.NOINT"
%5135 POS>31? (PL+SL)>32?
%5136 "BUT/CCBR0,SRKSTA0,CC/NOP.CCBB-ALUS,ROTSRK/YIELD.012"
%5137 NOT.<0<31?
%5138 "BUT/MBUS31TU30,RSRC/ZERO,MUX/R.Q,ALU/A-B-CI.SR,ALUCI/ONE,ALUSNF/ZERO"
%5139 PROBE READ MODE ON WB?
%5140 "BUT/UVCTR,CLKX/XTND,BUS/PRB.RD.MODE"
%5141 PROBE READ?
%5142 "BUT/UVCTR,CLKX/XTND,BUS/PRB.RD"
%5143 PROBE WRITE MODE ON WB?
%5144 "BUT/UVCTR,CLKX/XTND,BUS/PRB.WR.MODE"
%5145 PROBE WRITE?
%5146 "BUT/UVCTR,CLKX/XTND,BUS/PRB.WR"
%5147 PSL<C>?
%5148 "BUT/PSLC"
%5149 PSL<S-CURR>?
%5150 "BUT/UVCTR,CLKX/XTND,WTCL/UVCTR-CM.18"
%5151 PSL<TP>?
%5152 "BUT/PSLTP"
%5153 PTE CHECK READ KERNAL?
%5154 "BUT/UVCTR,CLKX/XTND,BUS/PRB.RD.PTE.K"
%5155 PTE CHECK READ?
%5156 "BUT/UVCTR,CLKX/XTND,BUS/PRB.RD.PTE"
%5157 PTE CHECK WRITE?
%5158 "BUT/UVCTR,CLKX/XTND,BUS/PRB.WR.PTE"
%5159
%5160
%5161
%5162
%5163
%5164
%5165
%5166
%5167
%5168
%5169
%5170
%5171
%5172
%5173
%5174
%5175
%5176
%5177
%5178
%5179
%5180
%5181
%5182
%5183
%5184
%5185
%5186
%5187
%5188
%5189
%5190
%5191
%5192
%5193
%5194
%5195
%5196
%5197
%5198
%5199
%5200
%5201
%5202
%5203
%5204
%5205
%5206
%5207
%5208
%5209
%5210
%5211
%5212
%5213
%5214
%5215
%5216
%5217
%5218
%5219
%5220
%5221
%5222
%5223
%5224
%5225
%5226
%5227
%5228
%5229
%5230
%5231
%5232
%5233
%5234
%5235
%5236
%5237
%5238
%5239
%5240
%5241
%5242
%5243
%5244
%5245
%5246
%5247
%5248
%5249
%5250
%5251
%5252
%5253
%5254
%5255
%5256
%5257
%5258
%5259
%5260
%5261
%5262
%5263
%5264
%5265
%5266
%5267
%5268
%5269
%5270
%5271
%5272
%5273
%5274
%5275
%5276
%5277
%5278
%5279
%5280
%5281
%5282
%5283
%5284
%5285
%5286
%5287
%5288
%5289
%5290
%5291
%5292
%5293
%5294
%5295
%5296
%5297
%5298
%5299
%5300
%5301
%5302
%5303
%5304
%5305
%5306
%5307
%5308
%5309
%5310
%5311
%5312
%5313
%5314
%5315
%5316
%5317
%5318
%5319
%5320
%5321
%5322
%5323
%5324
%5325
%5326
%5327
%5328
%5329
%5330
%5331
%5332
%5333
%5334
%5335
%5336
%5337
%5338
%5339
%5340
%5341
%5342
%5343
%5344
%5345
%5346
%5347
%5348
%5349
%5350
%5351
%5352
%5353
%5354
%5355
%5356
%5357
%5358
%5359
%5360
%5361
%5362
%5363
%5364
%5365
%5366
%5367
%5368
%5369
%5370
%5371
%5372
%5373
%5374
%5375
%5376
%5377
%5378
%5379
%5380
%5381
%5382
%5383
%5384
%5385
%5386
%5387
%5388
%5389
%5390
%5391
%5392
%5393
%5394
%5395
%5396
%5397
%5398
%5399
%5400
%5401
%5402
%5403
%5404
%5405
%5406
%5407
%5408
%5409
%5410
%5411
%5412
%5413
%5414
%5415
%5416
%5417
%5418
%5419
%5420
%5421
%5422
%5423
%5424
%5425
%5426
%5427
%5428
%5429
%5430
%5431
%5432
%5433
%5434
%5435
%5436
%5437
%5438
%5439
%5440
%5441
%5442
%5443
%5444
%5445
%5446
%5447
%5448
%5449
%5450
%5451
%5452
%5453
%5454
%5455
%5456
%5457
%5458
%5459
%5460
%5461
%5462
%5463
%5464
%5465
%5466
%5467
%5468
%5469
%5470
%5471
%5472
%5473
%5474
%5475
%5476
%5477
%5478
%5479
%5480
%5481
%5482
%5483
%5484
%5485
%5486
%5487
%5488
%5489
%5490
%5491
%5492
%5493
%5494
%5495
%5496
%5497
%5498
%5499
%5500
%5501
%5502
%5503
%5504
%5505
%5506
%5507
%5508
%5509
%5510
%5511
%5512
%5513
%5514
%5515
%5516
%5517
%5518
%5519
%5520
%5521
%5522
%5523
%5524
%5525
%5526
%5527
%5528
%5529
%5530
%5531
%5532
%5533
%5534
%5535
%5536
%5537
%5538
%5539
%5540
%5541
%5542
%5543
%5544
%5545
%5546
%5547
%5548
%5549
%5550
%5551
%5552
%5553
%5554
%5555
%5556
%5557
%5558
%5559
%5560
%5561
%5562
%5563
%5564
%5565
%5566
%5567
%5568
%5569
%5570
%5571
%5572
%5573
%5574
%5575
%5576
%5577
%5578
%5579
%5580
%5581
%5582
%5583
%5584
%5585
%5586
%5587
%5588
%5589
%5590
%5591
%5592
%5593
%5594
%5595
%5596
%5597
%5598
%5599
%5600
%5601
%5602
%5603
%5604
%5605
%5606
%5607
%5608
%5609
%5610
%5611
%5612
%5613
%5614
%5615
%5616
%5617
%5618
%5619
%5620
%5621
%5622
%5623
%5624
%5625
%5626
%5627
%5628
%5629
%5630
%5631
%5632
%5633
%5634
%5635
%5636
%5637
%5638
%5639
%5640
%5641
%5642
%5643
%5644
%5645
%5646
%5647
%5648
%5649
%5650
%5651
%5652
%5653
%5654
%5655
%5656
%5657
%5658
%5659
%5660
%5661
%5662
%5663
%5664
%5665
%5666
%5667
%5668
%5669
%5670
%5671
%5672
%5673
%5674
%5675
%5676
%5677
%5678
%5679
%5680
%5681
%5682
%5683
%5684
%5685
%5686
%5687
%5688
%5689
%5690
%5691
%5692
%5693
%5694
%5695
%5696
%5697
%5698
%5699
%5700
%5701
%5702
%5703
%5704
%5705
%5706
%5707
%5708
%5709
%5710
%5711
%5712
%5713
%5714
%5715
%5716
%5717
%5718
%5719
%5720
%5721
%5722
%5723
%5724
%5725
%5726
%5727
%5728
%5729
%5730
%5731
%5732
%5733
%5734
%5735
%5736
%5737
%5738
%5739
%5740
%5741
%5742
%5743
%5744
%5745
%5746
%5747
%5748
%5749
%5750
%5751
%5752
%5753
%5754
%5755
%5756
%5757
%5758
%5759
%5760
%5761
%5762
%5763
%5764
%5765
%5766
%5767
%5768
%5769
%5770
%5771
%5772
%5773
%5774
%5775
%5776
%5777
%5778
%5779
%5780
%5781
%5782
%5783
%5784
%5785
%5786
%5787
%5788
%5789
%5790
%5791
%5792
%5793
%5794
%5795
%5796
%5797
%5798
%5799
%5800
%5801
%5802
%5803
%5804
%5805
%5806
%5807
%5808
%5809
%5810
%5811
%5812
%5813
%5814
%5815
%5816
%5817
%5818
%5819
%5820
%5821
%5822
%5823
%5824
%5825
%5826
%5827
%5828
%5829
%5830
%5831
%5832
%5833
%5834
%5835
%5836
%5837
%5838
%5839
%5840
%5841
%5842
%5843
%5844
%5845
%5846
%5847
%5848
%5849
%5850
%5851
%5852
%5853
%5854
%5855
%5856
%5857
%5858
%5859
%5860
%5861
%5862
%5863
%5864
%5865
%5866
%5867
%5868
%5869
%5870
%5871
%5872
%5873
%5874
%5875
%5876
%5877
%5878
%5879
%5880
%5881
%5882
%5883
%5884
%5885
%5886
%5887
%5888
%5889
%5890
%5891
%5892
%5893
%5894
%5895
%5896
%5897
%5898
%5899
%5900
%5901
%5902
%5903
%5904
%5905
%5906
%5907
%5908
%5909
%5910
%5911
%5912
%5913
%5914
%5915
%5916
%5917
%5918
%5919
%5920
%5921
%5922
%5923
%5924
%5925
%5926
%5927
%5928
%5929
%5930
%5931
%5932
%5933
%5934
%5935
%5936
%5937
%5938
%5939
%5940
%5941
%5942
%5943
%5944
%5945
%5946
%5947
%5948
%5949
%5950
%5951
%5952
%5953
%5954
%5955
%5956
%5957
%5958
%5959
%5960
%5961
%5962
%5963
%5964
%5965
%5966
%5967
%5968
%5969
%5970
%5971
%5972
%5973
%5974
%5975
%5976
%5977
%5978
%5979
%5980
%5981
%5982
%5983
%5984
%5985
%5986
%5987
%5988
%5989
%5990
%5991
%5992
%5993
%5994
%5995
%5996
%5997
%5998
%5999
%6000

```

MACROS (CONT)

51136	Q IS NEG?		"EUT/CCBR_RSRC/ZERO,MUX/R_0,ALU/OR,CC/NOP_CCBR-SIGN"	
51137	Q IS ZERO?		"EUT/XA-EQ_0,MUX/R_0,RSRC/ZERO,ALU/OR,D01/Q-NX"	
51138	Q NOT IS POS?		"EUT/ABUS11T030,RSRC/ZERO,MUX/R_0,ALU/A-B-CI,ALUCI/ONE"	
51139	R6-RB+CONX(2) RNUM-EQ_7?		"EUT/SPASTA_RSRC/R6,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51140	R7-M1(RNUM,EQ_7?)		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51141	RBS * OP ?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51142	RBS * OP ?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51143	RESF(FLAG)? FPA(FLAC0)?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51144	READ(FLAG1)?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51145	REG MUDE?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51146	REG MUDE?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51147	REGINT(FLAG1) ADDI(FLAG0)?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51148	REGINT(FLAG1)?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51149	REI CHECK?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51150	RMU-EG_7?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51151	RNUM-R(1) IPR CHECK?		"EUT/SPASTA_RSRC/RT,SPW/RUNG,ROT/CONX_STZ,MUX/H_S,ALU/A+B-CI_VSIZE/1,DIYYPE/WORD"	
51152	S<3>-D>_NE_0?		"EUT/SKSTA_ROTISRK/BOSIGN_063"	
51153	S<3>-D>_NE_0?		"EUT/SKSTA_ROTISRK/BOSIGN_063"	
51154	SER(SIGN,C&C0)?		"EUT/MN_NORM"	
51155	SET SIGN C&P?		"EUT/CCBR_C&MISC/SETV_CCBR-SIGN"	
51156	SHIFT SIZE?		"EUT/SKSTA_ROTISRK/PL_EQ_0.SIGN_121"	
51157	SIGN(FLAG0)?		"EUT/FLAG0"	
51158	SIGN C&P -NUT_IK0?		"EUT/CCBR1_CCBRO_IRO_CC/NOP_CCBR-SIGN"	
51159	SIGN C&P -NUT_IK0?		"EUT/CCBR"	
51160	SIGN C&P?		"EUT/CCBR,ROT/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51161	SL-D-SEXTIM(1) #WRANGE?		"EUT/SKSTA_ROTISRK/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51162	SL(1) #WRANGE?		"EUT/SKSTA_ROTISRK/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51163	STACK FLAG?		"EUT/SKSTA_ROTISRK/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51164	SUB(FLAG1)? DECBY4		"EUT/SKSTA_ROTISRK/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51165	SUB(FLAG1)? INT-TS		"EUT/SKSTA_ROTISRK/PL-SL-WB_MSRSC/#1,RSRC/ZERO,MUX/XM_R,ALUXM/SIGN,ALU/OR,D01/D-NX"	
51166	SUB(FLAG1)?		"EUT/FLAG1"	
51167	TIMER?		"EUT/TIM-TMSERV"	
51168	VAK<0>		"EUT/WBUSO_MSRSC/YA_RSRC/ZERO,MUX/X_R1,ALU/OR"	
51169	VA<0>-RB-CONX(2) RNUM-EQ_7?		"EUT/SPASTA_MCTR/VAM-WB_RSRC/R6,SPW/RUNG,ROT/CONX_STZ,MUX/R_S,ALU/A-B-CI_VSIZE/1,DIYYPE/WORD"	
51170	VA<0>-RB-CONX(2) RNUM-EQ_7?		"EUT/SPASTA_MCTR/VAM-WB_RSRC/R6,SPW/RUNG,ROT/CONX_STZ,MUX/R_S,ALU/A-B-CI_VSIZE/1,DIYYPE/WORD"	
51171	WB<0>?		"EUT/WBUS0"	
51172	WB<1>-D>_NE_0?		"EUT/WBUSIT00_NE_0"	
51173	WB<1>-D>_NE_0?		"EUT/WBUSIT00_NE_0"	
51174	WB<15>-D>_NE_0?		"EUT/SKSTA"	
51175	WB<31>-16>_NE_0?		"EUT/SKSTA"	
51176	WB<31>-16>_NE_0?		"EUT/WBUSIT030"	
51177	WB<31>-30>?		"EUT/WBUSIT00"	
51178	WB<5>-D>?		"EUT/SKSTA_MSRSC/#1,MUX/M_S,ALU/A+B-CI,ROT/DUITO_PL-UIT,LIT/LITRL,LITRL/3F,VSIZE/1,DIYYPE/BYTE"	
51179	WB<5>-D>?		"EUT/SKSTA_MSRSC/#1,MUX/M_S,ALU/A+B-CI,ROT/DUITO_PL-UIT,LIT/LITRL,LITRL/3F,VSIZE/1,DIYYPE/BYTE"	
51180	WB_X[1]<63 PL=31 #BCT>E00?		"EUT/SKSTA_MSRSC/#1,MUX/M_S,ALU/A+B-CI,ROT/DUITO_PL-UIT,LIT/LITRL,LITRL/3F,VSIZE/1,DIYYPE/BYTE"	
51181	WCS DISABLE?		"EUT/WGSEA"	
51182	WRITE(FLAG1)?		"EUT/FLAG1_SKNSTAO_CC/NOP_CCBR-SIGN"	
51183	WX(SIZ).EQ.0?		"EUT/WX_EQ_0"	
51184	WX(EQ_0)		"EUT/WX_EQ_0"	
51185	WX(EQ_0)		"EUT/WX_EQ_0"	
51186	WX(EQ_0)		"EUT/WX_EQ_0"	
51187	ZEXT(M[1]).EQ.0?		"EUT/WX_EQ_0_MSRSC/#1,MUX/XM_R,ALUXM/ZERO,ALU/OR,RSRC/ZERO"	
51188	ZEXT(M[1]).EQ.0?		"EUT/WX_EQ_0_MSRSC/#1,MUX/XM_R,ALUXM/ZERO,ALU/OR,RSRC/ZERO"	

MACROS (CONT)

```

;5189 .TOC * Ird and Dsize Rom Macros*
;5190 .NOCREF
;5191 ;SET UP FOR NEVER CREF
;5192 .NOCREF
;5193
;5194 .ICODE
;5195 FPD [ ] [ ] [ ] [ ] [ ]
;5196 "FOR/01,FPD/<.SHIFT[<.AND[<NEXT/02>,3F8]>,-3]>,FFDP/03,FPD,FPA/<.SHIFT[<.AND[<NEXT/04>,3F8]>,-3]>,>
;5197 VFPD/<.EQL[0, <.AND[<NEXT/02>,3C07]>], <.AND[<NEXT/04>,3C07]> ]>"
;5198
;5199 IRD1[ ] [ ] [ ] [ ] [ ]
;5200 "IOP/01,IPD1/<.SHIFT[<.AND[<NEXT/02>,3F0]>,-3]>,IFOP/03,IRO1,FPA/<.SHIFT[<.AND[<NEXT/04>,3F8]>,-3]>,>
;5201 VIRDI/<.EQL[0, <.AND[<NEXT/02>,3C07]>], <.AND[<NEXT/04>,3C07]> ]>"
;5202
;5203 .OCODE
;5204 CNT0[ ] [ ] [ ] [ ] [ ]
;5205 "OOP/ 01,CNT0,REG/ <.AND[<NEXT/02>,7FF]>,CNT0,MEM/ <.AND[<NEXT/03>,7FF]>,>
;5206 OFOP/04,CNT0,FPA,REG/<.AND[<NEXT/05>,7FF]>,CNT0,FPA,MEM/<.AND[<NEXT/06>,7FF]>,>
;5207 VCNT0/<.EQL[ 0, <.AND[<NEXT/02>,3800]>], <.AND[<NEXT/05>,3800]> ]>"
;5208
;5209 CNT1[ ] [ ] [ ] [ ] [ ]
;5210 "IOP/ 01,CNT1,REG/ <.AND[<NEXT/02>,7FF]>,CNT1,MEM/ <.AND[<NEXT/03>,7FF]>,>
;5211 IFOP/04,CNT1,FPA,REG/<.AND[<NEXT/05>,7FF]>,CNT1,FPA,MEM/<.AND[<NEXT/06>,7FF]>,>
;5212 VCNT1/<.EQL[ 0, <.AND[<NEXT/02>,3800]>], <.AND[<NEXT/05>,3800]> ]>"
;5213
;5214 .CCODE
;5215 REG [ ] [ ] [ ] [ ] [ ]
;5216 "IRD1,REG/<.AND[<NEXT/01>,7FF]>,CNT0,REG/<.AND[<NEXT/02>,7FF]>,CNT1,REG/<.AND[<NEXT/03>,7FF]>,>
;5217 VREG/<.EQL[ 0, <.AND[<NEXT/01>,3800]>], <.AND[<NEXT/02>,3800]> ], <.AND[<NEXT/03>,3800]> ]>"
;5218
;5219 MEM [ ] [ ] [ ] [ ] [ ]
;5220 "IRD1,MEM/<.AND[<NEXT/01>,7FF]>,CNT0,MEM/<.AND[<NEXT/02>,7FF]>,CNT1,MEM/<.AND[<NEXT/03>,7FF]>,>
;5221 VMEM/<.EQL[ 0, <.AND[<NEXT/01>,3800]>], <.AND[<NEXT/02>,3800]> ], <.AND[<NEXT/03>,3800]> ]>"
;5222
;5223 .DCODE
;5224 SIZE [ ] [ ] [ ] [ ] [ ]
;5225 "OS1/01,OS2/02,OS3/03,OS4/04,OS5/05,OS6/06"
;5226
;5227 .CREF
;5228 .UCODE
;5229
;5230 ;END OF NEVER CREF THE FOLLOWING WILL ALWAYS CREF
;5231
;5232 .BIN
;5233

```


NOTES

11/780 - STAR (1MIP) TTL

11/750 - COMET (0.7MIP) ECL G/A
USES 2.5V DC

11/730 - NEBULA.

CMI BUS, 24 BIT ADD.

16MEG OF MEMORY. TOP 1MEG

USED AS I/O SPACE.

FC0000 - FFFFFFFF - UNIBUS ADD SPACE

MICROVERIFY AT BOOT, % = NEVER STARTED

% % = NEVER OK.

DATA PATH. PC = 32 BIT. 4 GIG V.A.

PA = 24 BIT = 16MEG. MMU NEEDED
TO TRANSLATE FROM VA TO PA.

7 LEVELS OF ARBITRATION (7 IS HIGHEST)

7 - UDM/RDM (USER/REMOTE DIAG)

6 } NOT USED

5 }
4 - UBA (CONTAINS INT. LOGIC)

3 } FOR OPTIONS

2 }
1 }
Ø - CPU.

LEVELS SET BY LINKS.

B.R. LEVELS ARE 4, 5, 6, 7.

NOTES

4 BITS = NIBBLE
 8 - = BYTE
 16 - = WORD
 32 - = LONGWORD
 64 - = QUADWORD

NOTE

INSTRUCTIONS FETCHED
 ON LONGWORD
 BOUNDARIES ARE
 EXECUTED ON BYTE
 BOUNDARIES.

WHEN EXAMINING MEMORY,
 DISABLE CACHE

>>> D/I 25 1 (DEPOSIT 1 IN INT REG
 25.) WORK IN BYTE MODE

>>> E/G 0 0 = EXAMINE GEN. PURPOSE
 REGISTER 0 - F.

>>> B/D/A Ø
 ↓ ↓ ↓
 DEV. CHANNEL DRIVE

\$ = UMS I/O MODE
 CTRL P GOES TO
 >>> - CONSOLE I/O

DS >
 BOOT S8 >] PROGRAM I/O MODE.

NOTES

AVAILABLE DIAGNOSTICS.

DEC, TRW, EMULEX EVM,
FROM REGISTERS, UETP, ERROR LOC.

DEC UNLICENSED DIAGS.

UNDER DIAG. SUPERVISOR, ECSAA.EXE

RL ESSAA (OR B/IO DEVN)

DS> - FORMATTERS FOR:

RA80/81/60

RM03/05

RM80

RP06/7

RH07,

AX01/2.

EVSBA - AUTOSIZER,

RL EVSBA.

DS> HELP DEV RA812

LISTS AVAILABLE TESTS FOR THAT
DEVICE

DS> HELP e.g. EVRLB.

NOTES

MASSBUS

MAX CABLE LENGTH = 160'

SID — >>> E/I 3E2

H/W LINKS
SWITCHES] BACKPLANE.

MICROCODE REV. H/W SYS REV.

PRESENTLY ON REV. 8 - THIS AFFECTS
OPERATION OF VMS.

REV 8 - Ø = REV B B/P. L0011
8 - 8 = REV C - 1 - L0016
8 - C = REV D - 11 - L0022.

NOTES

NOTES

H7104-C 2-22-1947 106200
AD 1407

VWO

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc? Is it easy to use? _____

What features are most useful? _____

What faults or errors have you found in the manual? _____

Does this manual satisfy the need you think it was intended to satisfy? _____

Does it satisfy *your* needs? _____ Why? _____

Please send me the current copy of the *Documentation Products Directory*, which contains information on the remainder of DIGITAL's technical documentation.

Name _____ Street _____
Title _____ City _____
Company _____ State/Country _____
Department _____ Zip _____

Additional copies of this document are available from:

Digital Equipment Corporation
Accessories and Supplies Group
P.O. Box CS2008
Nashua, New Hampshire 03061

Attention: Documentation Products
Telephone: 1-800-258-1710

Order No. EK-VAXV3-HB

Fold Here-----

Do Not Tear - Fold Here and Staple-----

digital



No Postage
Necessary
if Mailed in the
United States

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 33 MAYNARD, MA

POSTAGE WILL BE PAID BY ADDRESSEE

Digital Equipment Corporation
Educational Services/Quality Assurance
12 Crosby Drive, BU/E08
Bedford, MA 01730

