


# B100 Series Terminals

## B100, B102, B150, B152, B160, B162

# Service Manual



JULY 1978

This document has been prepared by Beehive International and is furnished on the condition that it will be used by the customer solely for the purpose of supporting the operation, service and maintenance of Beehive products. The rights of the customer with respect to this document will be governed by mutually acceptable provisions of the contract with Beehive International. This document shall not be duplicated by the customer, nor released, disclosed or used, in whole or in part, for any purpose other than stated herein, without the express written permission of said Beehive International.

## BEEHIVE INTERNATIONAL

USA: 4910 Amelia Earhart Drive • Box 25668 • Salt Lake City, Utah 84125 • Phone (801) 355-6000 • TWX 910-925 5271

EUROPE: Schiphol Airport • Building 70 Schiphol East • Amsterdam The Netherlands • Phone 020-451522 • Telex 15284

### SALES OFFICES:

CALIFORNIA Costa Mesa (714) 540-8404 TWX 910-595-2572 • Sunnyvale (408) 738-1560 FLORIDA Altamonte Springs (305) 830-4666

GEORGIA Atlanta (404) 455-4845 ILLINOIS Elk Grove Village (312) 593-1565 MASSACHUSETTS Burlington (617) 272-7136

NEW YORK New York (212) 682-2760 OHIO Cincinnati (513) 621-8277 PENNSYLVANIA Plymouth Meeting (215) 825-0243

TEXAS Dallas (214) 387-1856 UTAH Salt Lake City (801) 355-6000 TWX 910-925-5271 VIRGINIA Falls Church (703) 356-5133



TM76-B100-2B/TM38-B150-2B

## TABLE OF CONTENTS

SECTION	TITLE	PAGE
<b>SECTION IV – THEORY OF OPERATION</b>		
4.1	INTRODUCTION . . . . .	4-1
4.2	GENERAL FUNCTIONAL OVERVIEW . . . . .	4-1
4.2.1	Power Supply . . . . .	4-1
4.2.2	CRT . . . . .	4-1
4.2.3	Keyboard . . . . .	4-5
4.2.4	Logic Board . . . . .	4-5
4.3	OPERATIONAL FLOW DIAGRAMS . . . . .	4-8
<b>SECTION V – TROUBLESHOOTING</b>		
5.1	INTRODUCTION . . . . .	5-1
5.2	PREVENTIVE MAINTENANCE . . . . .	5-1
5.2.1	Troubleshooting Equipment . . . . .	5-1
5.3	CORRECTIVE MAINTENANCE . . . . .	5-1
5.3.1	Troubleshooting Preliminary Considerations . . . . .	5-2
5.3.2	Troubleshooting Flow Diagrams . . . . .	5-2
5.3.3	Full-Duplex Echoplex Test . . . . .	5-2
<b>SECTION VI – DRAWINGS &amp; SCHEMATICS</b>		
<b>APPENDIX A – MONITOR</b>		
<b>Section 1 – GENERAL INFORMATION</b>		
1.1	MONITOR DESCRIPTION . . . . .	A-1
<b>Section 2 – THEORY OF OPERATION</b>		
2.1	VIDEO AMPLIFIER . . . . .	A-1
2.2	VERTICAL DEFLECTION . . . . .	A-2
2.3	HORIZONTAL DEFLECTION . . . . .	A-4
<b>Section 3 – PRELIMINARY ADJUSTMENTS</b>		
3.1	Synchronization and Drive Signals . . . . .	A-6
3.2	Brightness . . . . .	A-6
3.3	Video Contrast . . . . .	A-6
3.4	Vertical Adjustments . . . . .	A-7
3.5	Horizontal Adjustments . . . . .	A-7
3.6	Focus Adjustment . . . . .	A-8
3.7	Centering . . . . .	A-8
<b>Section 4 – TROUBLESHOOTING and MAINTENANCE</b>		
4.1	Troubleshooting Guide . . . . .	A-9

## TABLE OF CONTENTS (concluded)

### APPENDIX B – GLOSSARY

### APPENDIX C – PROGRAMMABLE LOGIC ARRAY

Programmable Logic Array Inputs . . . . .	C-1 ff
Operation Code Assignment. . . . .	C-3 ff
Program Listing . . . . .	C-5 ff

### LIST OF TABLES

TABLE	DESCRIPTION	PAGE
5-1	Troubleshooting Flow Diagram Index . . . . .	5-3 ff

### LIST OF ILLUSTRATIONS

FIGURE	DESCRIPTION	PAGE
4-1	Basic Block Diagram - B100/B102 . . . . .	4-2
4-2	Basic Block Diagram - B150/B152 . . . . .	4-3
4-3	Power Supply Block Diagram. . . . .	4-1
4-4	Character Dot Matrix . . . . .	4-4
4-5	Character Dot Matrix of B150/B152. . . . .	4-4
4-6	Timing Diagrams . . . . .	4-6
4-7	Basic Functional Flow Diagram . . . . .	4-9
4-8	Basic Functional Flow Diagram . . . . .	4-10
5-1	Echoplex Test Connector . . . . .	5-2
6-1	B100/B102 Logic Board . . . . .	6-1
	B100/B102 Logic Board Schematic . . . . .	6-2 ff
6-2	B150/B152/B160/B162 Logic Board. . . . .	6-18
	B150/B152/B160/B162 Logic Board Schematic . . . . .	6-19 FF
6-3	B100/B150/B160 Case Removal . . . . .	6-35
6-4	B100/B150/B160 Disassembly . . . . .	6-36
6-5	B102/B152/B162 Disassembly . . . . .	6-37
6-6	Keyboard Disassembly. . . . .	6-38
6-7	B100/B150/B160 Cable Assembly Drawing/Schematic. . . . .	6-39
6-8	B102/B152/B162 Cable Assembly Drawing/Schematic . . . . .	6-40
6-9	B100 Series Keyboard Assembly 112-1326 . . . . .	6-41
6-10	B100 Series Keyboard Assembly 112-1775 . . . . .	6-42
6-11	Keyboard Schematic 112-1326 . . . . .	6-43
6-12	Keyboard Schematic 112-1775. . . . .	6-44
1	Voltage Waveform . . . . .	A-10
2	Interconnecting Cabling Diagram . . . . .	A-11
3	Circuit Board Components Location . . . . .	A-11
4	TV5, 9 and 12 Without Power Supply . . . . .	A-12

# SECTION IV

## Theory of Operation

### 4.1 INTRODUCTION

This section of the Service Manual contains the Theory of Operation for the B100 Series terminals. This discussion is presented as a functional description at a detailed block diagram level referencing appropriate functional blocks on the diagram. This manual is intended to help the customer service the terminal to a subassembly level. Individual component replacement is not discussed in detail and the customer is advised to send subassemblies to a qualified Beehive repair area for service, if required.

It should be noted that all B100 Series terminals operate similarly and are essentially identical. Where there are critical differences, however, the manual will indicate these with separate explanations.

### 4.2 GENERAL FUNCTIONAL OVERVIEW

The B100 Series consists of four basic functional components: the main Logic Board (with Power Supply), the keyboard, the CRT with electronics, and small separately mounted chassis components (i.e., fan, switches, filter, and regulator/transformer). Figure 4-1 shows the basic functional block diagram of the terminal. These functions are briefly described in the following paragraphs. Note that there are two different versions of the block diagram: Figure 4-1 describes the B100/B102 and Figure 4-2 describes the B150/B152.

#### 4.2.1 Power Supply

The Power Supply provides the required, regulated DC voltages to the terminal. This assembly will operate on 100, 115 or 230 VAC power 50/60 Hz. Section II of the Operator Manual contains Power Supply voltage change information.

The Power Supply provides +5, +15, +12, -12 VDC to the circuitry from a standard AC source. Figure 4-3 is a block diagram of the Power Supply subassem-

bly. The DC regulators used in the B100 Series terminals are overcurrent and thermally protected. The TOC type regulator is a 10 amp in the B100/B102 and a 2 amp in the B150/B152 and is mounted to the chassis via a large finned sink. The regulator subassembly is connected to the Logic Board through a cable assembly (see Figure 4-3). For identification and specific regulator replacement, consult the B100 Series Illustrated Parts Breakdown under Section III, "Major Assembly Components."




Figure 4.3 Power Supply Block Diagram

The power applied to the Power Supply is stepped down in voltage. The transformer output voltages are rectified by three bridge circuits. The output from the rectifiers and filters provides power to the +5, +15, +12 and -12 VDC regulator circuits. These components are located on the Logic Board. The main transformer is chassis mounted and connected to the Logic Board through a cable assembly (see Parts Manual Section III).

#### 4.2.2 CRT

The Monitor Assembly includes a 12 inch (30.5 cm), diagonally measured, CRT and its supporting solid-state circuitry. The monitor is controlled by the




Figure 4-1 Basic L Diagram - B100/B102





Figure 4-2 Basic Block Diagram – B150/B152

vertical and horizontal synchronization signals and the video signals generated on the Logic Board. A full screen of information consists of 24 lines of 80 characters. The dot pattern for character heights varies between B100/B102 and B150/B152. The B100/B102 has a 9 dot character height with a two-raster scan between characters and the B150/B152 has a 10-dot character height with one raster scan between lines if lower case characters are used (see Figures 4-4 and 4-5).


Brightness and contrast adjustments are provided by external potentiometers located on the rear panel (see Section II of the Operator Manual). Other monitor adjustments are discussed in Appendix A.



**Figure 4-4 Character Dot Matrix of B100/B102**

The monitor displays data on the CRT in a pattern determined by the vertical and horizontal synchronization signals and the video information driving signals. A +15 DC voltage is applied by the Power Supply to the monitor.

Vertical Synchronization is applied to the vertical oscillator and triggers it at the vertical refresh rate determined by the driving logic. The vertical frequency is stabilized by the vertical frequency control, which determines the point of oscillation. The output pulse of the vertical oscillator is applied to the driver amplifier which shapes the pulse and is controlled by the vertical linearity control. The output of the driver amplifier is applied to the vertical driver by way of the height control. The



**Figure 4-5 Character Dot Matrix of B150/B152**

vertical driver output pulse is applied to the yoke of the CRT and causes vertical deflection. The refresh rate is 50-60 Hz switch selectable.

Horizontal Synchronization pulses are applied to the horizontal amplifier where they are amplified and applied to the horizontal driver. The output of the horizontal drive is applied through the width coil to the yoke, where it causes the horizontal deflection. The horizontal deflection signal is stepped up to approximately 12 kv where it is then rectified, filtered and applied to the anode cap of the CRT to provide the high voltage required.

Video Information is applied to the video amplifier by way of the contrast control, external to the monitor. The video information signal from the video amplifier is applied to the cathode of the CRT gun to cause an ON/OFF condition corresponding to light patterns of the screen. The brightness control is external to the monitor and varies the voltage on the accelerating grid of the CRT.

#### **4.2.3 Keyboard**

The Keyboard is the input device used by the operator to communicate with the terminal. The Keyboard contains the switches and supporting circuitry to generate the appropriate control signals and ASCII codes utilized in the B100 Series terminals. The Keyboard conforms to the proposed ANSI keyboard standard for data keys, but has been expanded to facilitate the capabilities of the B100 Series terminals. The ASCII code chart is found in Section III of the Operator Manual.

The Keyboard enables the operator to manually input information to the terminal. When a key is depressed, the keyboard logic generates the corresponding 7-bit ASCII code and presents the data in parallel form to the keyboard data lines.

After a short delay for debouncing, the strobe is driven to its active level and returns after approximately 30 milliseconds. For those keys which auto-repeat, the strobe line is pulsed at a 15 character per second rate. The BREAK key is not encoded but is a function line that is driven low for approximately 400 ms when the key is depressed. The following keys cause special 8-bit (non-ASCII)

codes: AUX SEND,  $\downarrow$ ,  $\uparrow$ ,  $\leftarrow$ ,  $\rightarrow$ , CLEAR/HOME, SEND, EOS, EOL, and DELETE CHAR. These codes are used internal to the CRT only and are not transmitted.

#### **4.2.4 Logic Board**

The Logic Board contains the major function and control circuits in the B100 Series terminal. It also holds all of the DC voltage regulators to power the unit, with exception of the +5V regulator. The basic operations accomplished by the main logic board are: Generation of data and control signals for the monitor, interaction with the keyboard, control of the data sent between the B100 terminals and any external device, and generation of the basic timing signals essential for the operation of the terminal. (See Figure 4-6)

Display Organization - B100/B102 — The main timing chain (oscillator, dot position counter, character position counter, character height counter, and character line counter) defines the configuration of the display on the CRT. There are 30 lines, six of which are used for vertical retrace and 24 of which are used to display characters. The 30 lines are composed of nine scans each, each scan being composed of 96 character positions, 80 for display and 16 for horizontal retrace. Each character block is composed of  $7 \times 9$  dot matrix field which contains a  $5 \times 7$  character matrix for the displayed character (see Figure 4-4).

Display Organization - B150/B152 — The main timing chain (oscillator, dot position counter, character position counter, character height counter, and character line counter) defines the configuration of the display on the CRT. There are 27 lines, three of which are used for vertical retrace and 24 of which are used to display characters. The 27 lines are composed of ten scans each, each scan being composed of  $7 \times 10$  dot matrix field which contains a  $5 \times 7$  character matrix for the displayed character (see Figure 4-5).

Oscillator — The oscillator is crystal controlled with a frequency of 10.8864 MHz. Two 74H04's are connected in series by a 100 pf capacitor.




Figure 4-6 Timing Diagrams

Each 74H04 has a 1 kohm feedback resistor around it. A 10.8864 MHz crystal is connected from the input of the first 74H04 to the output of the second. The output of the oscillator is buffered, inverted and fed to the Dot Position Counter.

**Dot Position Counter** - This divide-by-seven counter defines each of the seven dots required to compose one character. The outputs of this four-stage counter are labeled DPC1, DPC2, DPC4 and DPC8. The counter actually presets to a count of 10, counts up through the overflow point at 15 to a count of zero, and presets back to a count of 10. The Dot Position Counter output DPC8 drives the Character Position Counter.

**Character Position Counter** - The Character Position Counter is composed of two binary type counters that define 96 character positions, each being seven dots wide. The output of the Character Position Counter drives the Character Height Counter.

**Character Height Counter** - The Character Height Counter is a standard counter that defines nine scans of 96 characters each, with each character being seven dots wide. The output of the Character Height Counter drives the Character Line Counter.

**Character Line Counter** - The Character Line Counter is a binary counter that starts at a count of zero and counts to a maximum of 29 for a total of 30 character lines. The final output of this counter runs at the vertical refresh rate.

**Horizontal and Vertical Drive** - The Horizontal Drive is started when the Character Position Counter leaves the video area of the scan and is active for the following 40 character positions. The high active output of this flip-flop is sent to the monitor on pin 9 of connector J1.

The Vertical Drive is generated during the time the Character Line Counter is decoding 24.

**Cursor Location Counter** identifies the location of the cursor. This is a count made from the Cursor Line Counter (called CURL) and the Cursor Position Counter (called CURP). These two counters, in conjunction with the ROLL counter, are used to address the memory to determine the entry point of the next character. The cursor location

counters are compared with the next character. The cursor location counters are compared with the Character Position Counter and the Character Line Counter to generate the signal called CNTR CURSOR. This signal is used to generate the cursor displayed on the CRT. Also associated with the cursor location counters is the appropriate circuitry to move the cursor up, down, right, left, home, etc. A LINE FEED code causes the Cursor Line Counter to increment by one. A CARRIAGE RETURN code clears the Cursor Position Counter.

With the terminal operating in Format Mode, when the cursor is incremented off the bottom line, the cursor automatically wraps around to the top of the display, i.e., the Cursor Line Counter is reset to zero. However, if the terminal is not in Format Mode, the display scrolls whenever the cursor increments from a count of 23.

A scroll is initiated by any of three functions if activated when the cursor is on the last line of the display and the terminal is not in Format Mode:

- a. LINE FEED or CTRL J
- b. CURSOR DOWN or ESC B
- c. If the cursor is on the last position of the last line
  1. Cursor right
  2. Any displayable character
  3. Space

**Memory** is actually a 2048 byte memory. Each byte consists of 9 bits: 7 for data, one for protect, and one for blink. Of these 2048 bytes, 1920 are displayable. The program does not have the capability of displaying or writing into the remaining 128. In order to write data into the page memory from the receiver, the memory address is muxed over to the cursor location registers and the signal WRITE is generated. The UART is then reset and is capable of receiving the next character. The page memory output is sent to the character generator input buffer at the proper time to generate the displayable characters. The program has the capability of shutting down the screen refresh for any given operation to increase the program operating time.

**Character Generator** is a read-only memory (ROM) that is addressed by the character (in ASCII). The scan configuration and the character indicate the pattern desired on that scan. Five-bit dot patterns are generated which form a portion of a

character. The output of the character generator is applied to the parallel-to-serial video shift register.

**Video Shift Register** is parallel-to-serial loaded with data by the low-active signal DPC8 and is clocked by the main oscillator output. The dots are shifted out, mixed with cursor information and blanking signals and applied to the monitor through the CONTRAST control as video information.

**Input/Output Operations UART (Receiver)** data can be received by the B100 Series terminals from one of three sources: from the two I/O interfaces into the receive side of the UART or from the keyboard through the transmit side of the UART to the receive side of the UART.

The UART is driven by a clock generated internally off the main counter chain. No separate oscillator is required. A rotary switch located on the back panel switches the clock rate for operation from 75 to 19200 baud. The times-16 clock is then applied to the transmitter and receiver of the UART.

The EIA line receiver receives data at RS232C levels and gates them into the UART when on line. Through the same gating, data is brought in from the transmit side of the UART, where it is converted to parallel (7 bits) data.

**UART (Transmit)** keyboard data lines for bits 1 through 7 are applied to the transmit input data lines along with the seven BUS lines. Also coming from the keyboard circuit is a load signal which triggers the UART to initiate the transmission. As the UART receives the character for transmission, it performs the appropriate parity generation, provides one or two stop bits, divides the X16 clock to get the baud rate, and transmits the character. The character is applied through an EIA RS232C interface to the computer or modem.

Also coming from the UART is output data at a TTL level which is applied to the receiver side of the UART through the previously mentioned logic.

The EIA interface includes a Data Terminal Ready signal which indicates the status of the unit to the computer and a Request to Send signal which indicates that the terminal has data to send to the computer. The Clear to Send line coming from the computer is monitored at the EIA RS232C inter-

face levels. It is received by a line receiver which converts it to TTL levels and applies it to the UART clock control circuit to control transmission. An optional X8 clock (TTL levels) is available as part of the interface. The BREAK key is on the keyboard and enables a timer which holds the transmit data line in a spacing condition for a predetermined length of time.

**Block Send Circuit** allows the operator to compose a message on the terminal screen and then, depressing the SEND key, cause the terminal to send the entire message to the computer at the selected baud rate. The sequence of operations is described in Figure 4-8.

The operation is as follows:

1. Raise Request-to-Send
2. When Clear to Send, send STX (002) header
3. Send data
4. If FORMAT and END OF PROTECTED FIELD, send HT code (111<sub>8</sub>)
5. If not FORMAT and END OF LINE, send CR/LF sequence (015<sub>8</sub>/012<sub>8</sub>)
6. When end of message, sent ETX (003<sub>8</sub>)
7. Time out and drop Request to Send

**Auxiliary Send Circuit** is identical to the Block Send except for two points:

1. The message is transmitted out the AUX port instead of the Main I/O port
2. The delimiters sent at the start of message, end of unprotected field, end of line, and ETX are selected from a different portion of the Block Send ROM

**Special Function (F1-F16)** sends a code sequence to the computer from the terminal. The code is instigated by pressing any one of the 16 function keys.

1. An STX is transmitted (022<sub>8</sub>)
2. An Escape code (033<sub>8</sub>)
3. Code character (see ASCII Code Chart, Table 3-2)
4. And ends with an ETX (003<sub>8</sub>)

#### 4.3 OPERATIONAL FLOW DIAGRAMS

See Figures 4-7 and 4-9. These diagrams give the user an outline of the B100/B150 terminal operation. Specific program information is contained in Appendix C and a list of programmable I. C. part numbers and program numbers is contained in the Parts Breakdown Manual.






Figure 4-7 Basic Functional Flow Diagram



**Figure 4-8** Basic Functional Flow Diagram

# SECTION V

## Troubleshooting

### 5.1 INTRODUCTION

This section contains information to aid in the maintenance of the B100 Series terminal. Preventive and corrective maintenance procedures are specified, as well as troubleshooting aids and techniques.

### 5.2 PREVENTIVE MAINTENANCE

No scheduled periodic maintenance is required. However, several precautions can be taken periodically to ensure proper operation. Care should be exercised to see that there is proper air circulation for the fan. The terminal should not be placed on a shag carpet or other soft surface that could impede the air entrance to the fan. Special care must be taken to ensure that no paper or other loose articles are placed under the terminal. The degree of dust density in the air should be considered in selecting the location of the terminal.

The interior of the unit may be wiped free of dust. Accumulation of dirt causes overheating and component breakdown. Dirt acts as an insulating blanket and prevents efficient heat dissipation. A small brush is very useful for dislodging dirt; a cotton-tipped applicator is good for narrow or hard to get places.

The following is a list of the troubleshooting aids that are provided in this manual to assist in the troubleshooting of functional failures.

Circuit Schematics	See Section VI
Detail Block Diagram	See Section IV,
Functional Flow Diagram	Figures 1, 2, 7 & 8
Timing Diagrams	See Section IV, Figure 6
Glossary of Terms	See Appendix
Troubleshooting Flow Diagrams	This Section
Disassembly/Assembly Procedures	See Section VI
Adjustment Procedures	See Section II
Configuration / Strapping Information	See Section IV, Figures 4 & 5
Character Dot Matrix	

#### 5.2.1 Troubleshooting Equipment

The following is a list of tools and standard equipment required to repair a B100 Series terminal:

V/O Multimeter  
Oscilloscope  
Assorted Electronic Hand Tools

### 5.3 CORRECTIVE MAINTENANCE

This section provides corrective maintenance information to aid in servicing the B100 Series terminal. It is suggested that the configurations sheet and the turn-on procedure be consulted before performing the corrective maintenance described here. (See Section III)

### 5.3.1 Troubleshooting Preliminary Considerations

The most common problems occurring in the B100 series units are switch, control and operation-related. A simple procedure may be followed to help determine if the problem is control and/or operation related or internal circuitry related by checking the following:

- Illegal Operation (Refer to Section II)
- Improper Baud Rate Setting
- Wrong Transmit or Receive Mode
- Loose Interconnect Cable

### 5.3.2 Troubleshooting Flow Diagrams

A list of troubleshooting flow diagrams is given in Table 5-1. This index lists apparent failure and refers the user to the proper flow diagram. The table is only intended to allow the user to verify the subassembly where trouble exists and not to indicate the specific problem. The user is advised to return the defective subassembly and have that subassembly repaired or replaced by an authorized service agent.

1. Find the apparent trouble in the Troubleshooting Flow Diagram Index.
2. Proceed to the specified Troubleshooting Flow Diagram in the diagram section and begin the troubleshooting procedure.
3. If an adjustment procedure is referenced in the Troubleshooting Flow Diagram, perform the adjustment and return to the flow diagram to complete the troubleshooting process.
4. Reference is made to Timing diagrams contained in (Section VI) this manual.

### 5.3.3 Full-Duplex Echoplex Test


A specially wired connector may be assembled that will allow the operator to perform this test. This connector tester allows the terminal to be operated and tested independent of an external data device. The connector mates with the Main I/O Port. Set-up for the test is as follows:

- FDX (Full Duplex Mode)
- Baud Rate -- Any Setting
- Test Connector Installed in the I/O Port

Enter data from the keyboard as you would if you were on-line to a computer. If data is displayed on the screen properly, then the B100 series unit is transmitting and receiving data properly.

The Test Connector is wired as follows:  
(Refer to Figure 5.1.)

Connects Transmitted Data Line out of the terminal to received data line into the terminal. Pin 2 to Pin 3 of the I/O Port.




Amphenol Male Type  
Connector

Beehive Part No. 606-0011-25 AP


FIGURE 5-1  
ECHOPLEX TEST CONNECTOR

**Table 5-1. Troubleshooting Flow Diagram Index**


<b>Apparent Failure</b>	<b>Troubleshooting Flow Diagram</b>
<b>GENERAL</b>	
No raster present	5-1A
No raster present	5-1B
<b>OFF LINE</b>	
Cursor either absent, multiple cursors, cursor not in home position or screen filled with video blocks	5-2A
No character displayed when written, non cursor advance	5-2B
Wrong character displayed	5-2C
No escape functions	5-2D
No control functions	5-2E
<b>ON LINE</b>	
No data being transmitted	5-3A
Transmits invalid data	5-3B
No reception	5-3C
Receives invalid data and/or improper parity	5-3D
<b>DISPLAY</b>	
All displayed characters out of focus	5-4A
Rolling display	5-4B
Display too tall/short for screen size	5-4C
Height of displayed characters uneven	5-4D
Display too wide/narrow for screen size	5-4E
Display not centered	5-4F
Tilted display	5-4G
Others	5-4H
A. Single vertical line	
B. Physical damage	
C. Dot in center of screen	
D. Uneven intensity/focus	
E. Burned phosphor	
F. Uneven display dimensions	
G. Excessive H.V. Arcing	




**5-1A**



**5-1B**




**5-2A**




**5-2B**


## 5-2C, D, E




NOTE: EXTERNAL DEVICE  
I/O CONFIGURATION MUST  
BE KNOWN AND CONSIST-  
ENT WITH TERMINAL  
CONFIGURATION




**5-3A**




**5-3B**




**5-3C**







**5-4A**



**5-4B**

## 5-4C, D, E, F, G






**5-4H**


## **SECTION VI**

### **Drawings & Schematics**




**Figure 6-1 B100/B102 Logic Board**


1 of 17



**Figure 6-1 B100/B102 Logic Board Schematic**



**Figure 6-1 B100/B102 Logic Board Schematic**



**Figure 6 -1 B100/B102 Logic Board Schematic**




Figure 8-4 8100/6102 Logic Board Schematic




Figure 6 - 11 B100/B102 Logic Board Schematic





Figure 6-1 B100/B102 Logic Board Schematic

7 of 17

6-7




SCHEMATIC 6 of 16

B100


1

3


4




**Figure 6-1 B100/B102 Logic Board Schematic**




**Figure 6-1 B100/B102 Logic Board Schematic**




**Figure 6-1 B100/B102 Logic Board Schematic**



**Figure 6 - 1 B100/B102 Logic Board Schematic**



**Figure 6 - 1 B100/B102 Logic Board Schematic**



**Figure 6 - 1 B100/B102 Logic Board Schematic**

1  
2  
3  
4  
5





Figure 6 - 1 B100/B102 Logic Board Schematic



**Figure 6 - 1 B100/B102 Logic Board Schematic**




Figure 6 - 1 B100/B102 Logic Board Schematic






Figure 6-1 B100/B102 Logic Board Schematic



**Figure 6-2 B150/B152/B160/B162 Logic Board**







Figure 6-2 B150/B152/B160/B162 Logic Board Schematic  
2 of 17




**Figure 6-2 B150/B152/B160/B162 Logic Board Schematic**  
**3 of 17**








**Figure 6-2 B150/B152/B160/B162 Logic Board Schematic**




**Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic**

7 of 17




**Figure 6-2** B150/B152/B160/B162 Logic Board Schematic



**Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic**

9 of 17







Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic

11 of 17



**Figure 6-2 B150/B152/B160/B162 Logic Board Schematic**  
**12 of 17**







Figure 6-2 B150/B152/B160/B162 Logic Board Schematic  
13 of 17



**Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic**  
**14 of 17**



**Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic  
15 of 17**



**Figure 6 - 2 B150/B152/B160/B162 Logic Board Schematic  
16 of 17**





Figure 6-3 B100/B150/B160 Case Removal



### B100, B150, B160-Dissassembly Procedure

The B100/B150/B160 Series disassembles into replaceable components: Keyboard, Monitor unit, Logic Board, and small attached hardware items, i.e., fan, transformer, switches, and regulator. The accompanying exploded diagrams (Figures 5-3 and 5-4) show disassembly.

#### Case Removal (Figure 5-3)

The reinforced fiber case is one piece and is fastened to the chassis with six screws and lock washers. The screws are located two on the front of the case below the keyboard and four in the back of the case surrounding the back rear panel. Lift the case straight up for removal.

#### Logic Board Removal

Place the terminal in an upside down position on a soft surface to avoid damage. Remove the five screws and lockwashers A that secure the bottom plate to the chassis. The Logic Board is attached to the bottom plate with plastic clips, see Point B. Do not remove the screws attaching the keyboard. Unlatch the keyboard to be removed also. Carefully lift the bottom plate/Logic Board and notice that there are four wiring harness attachment points, one for the power supply/monitor board at the front of the Logic Board and three for the power supply/monitor electronics and +5V regulator at the rear of the Logic Board, see Point D. Carefully remove the keyboard strap and lift the front of the board so that the other plug can be removed. The rear plugs have a plastic spring clip type connector that must be compressed before removal. The board should be pulled forward to clear the switches and plug from their holes in the rear of the chassis and the board can then be removed.

#### Keyboard Assembly

Remove the case as described above. Remove the seven screws and lockwashers (see Point C) from the underneath side of the chassis on the keyboard end. Move the keyboard away from the monitor slightly and unlatch the wire strap from the Logic Board to the keyboard. Remove the ground strap (not shown) and remove the keyboard.

#### Monitor Assembly Removal

The bottom plate/Logic Board and case should be removed first (see above). Three screws and lockwashers (see Point E) hold the Monitor assembly to the chassis. Remove the screws from the underside of the chassis and unplug the cable attached to the CRT printed circuit board. The complete Monitor assembly can then be removed.




Figure 6-4 B100/B150/B160 Dissassembly

## B102, B152, B162-Disassembly Procedure

The B102/B152/B162 Series disassembles into replaceable components: Monitor Assembly, Logic Board Power Supply, and Keyboard. All major components can be removed and replaced quickly. The following explanations will help in disassembling assembly.

### Case Removal (Figure 6-5)

With the terminal resting on its side on a protected soft surface, remove the two screws on the terminal bottom, one on each side toward the terminal front, see Point A.

Place the terminal in an upright position and, with the back facing the operator, remove the two screws on the extreme right and left (see Point B). **NOTE:** These screws (A and B) are the 1/4-turn type.

### Monitor Removal

The Monitor assembly is removed as a unit. It includes the monitor electronics, the CRT, and the front bezel. To remove, proceed with the following steps: Turn the terminal on its side and remove the four mounting screws located on the bottom, Points C. Remove the Monitor assembly after detaching the plug from the monitor electronics.

### Logic Board Removal

The Logic Board/Power Supply is removed from the chassis in the following manner:

**Step 1:** First remove the Monitor assembly. Remove the rear panel mounting plate, remove the four screws located as shown, Point D. Remove all electrical connections to the Logic Board: Monitor, power, LED driver, and 5V regulator. Pull the board carefully away from the mounting plate.

### Fan Removal

Remove the six screws securing the backplane metal plate to the terminal back. Remove the power connection to the fan. Remove the four screws securing the fan to the metal plate. Install with the airflow arrow facing into the cabinet.

### Keyboard Disassembly (see Figure 6-6)

The keyboard is detachable from the terminal case and is only connected via the electrical cable plugged to the rear of the terminal chassis. Remove this connector before proceeding with the following: Turn the keyboard upside down on a protected surface and remove four screws (A), two on each end of the housing securing the cover to the keyboard cable storage box. Remove the cover.

Disconnect the keyboard circuit board connector and remove the keyboard cable (B). Remove the two recessed screws (C) holding the faceplate to the housing, located towards the front edge of the keyboard assembly bottom. Turn the keyboard right side up while supporting the faceplate assembly. Tipping the keyboard housing should cause the faceplate assembly to come out. To remove the keyboard circuit board, remove four locknuts holding the circuit board to the faceplate (not shown).




Figure 6-5 B102/B152/B162 Disassembly








Figure 6-6 Keyboard Disassembly



MONITOR CABLE 112-1324-0000




REGULATOR CABLE 112-1585-0000




VIDEO CABLE 112-1323-0000

Figure 6 - 7 B100/B150/B160 Cable Assembly Drawing / Schematic



MONITOR CABLE 112-1431-0000



VIDEO CABLE 112-1323-0000



REGULATOR CABLE 112-1585-0000

Figure 6 - 8 B102/B152/B162 Cable Assembly Drawing /Schematic




Figure 6-9 B100 Series Keyboard Assembly, 112-1326




Figure 6-10 B100 Series Keyboard Assembly, 112-1775




Figure 6-11 B100 Keyboard Schematic, 112-1326




Figure 6-12 B100 Keyboard Schematic, 112-1775

# **Appendix A**

# **MONITOR**

## Section 1

### GENERAL INFORMATION

#### 1.1 MONITOR DESCRIPTION

The TV monitor is a solid-state unit for use in industrial and commercial installations where reliability and high quality video reproduction are desired.

The monitor features printed circuit board construction for reliability and uniformity. All circuits of the TV monitor are transistorized. The synchronization circuits have been custom designed to accept vertical and horizontal drive signals thus enabling the interfacing of this monitor with industrial or simple sync sources. This feature simplifies the user's sync processing and mixing and allows the unit to operate without requiring composite sync. The electronic packaging has been miniaturized for compatibility with small volume requirements.

## Section 2

### THEORY OF OPERATION

#### 2.1 VIDEO AMPLIFIER

The video amplifier consists of Q101 and its associated circuitry.

The incoming video signal is applied to the monitor through the contrast control through R109 to the base of transistor Q101.

Transistor Q101 and its components comprise the video output driver with a gain of about 17. Q104, operating as a class B amplifier, remains cutoff until a DC-coupled, positive-going signal arrives at its base and turns on the transistor.

R111 adds series feedback which makes the terminal-to-terminal voltage gain relatively independent of transistor variations as well as stabilizes the device against voltage and current changes caused by ambient temperature variations.

The negative going signal at the collector of Q101 is DC-coupled to the cathode of the CRT. The class B biasing of the video driver allows a larger video output signal to modulate the CRT's cathode and results in a maximum available contrast ratio.

The overall brightness at the screen of the CRT is determined by the negative potential at the grid and is varied by the brightness control.

## 2.2 VERTICAL DEFLECTION

Transistor Q102 is a programmable unijunction transistor, and together with its external circuitry, forms a relaxation oscillator operating at the vertical rate. Resistor R115, variable resistor R116 and capacitors C105 and C106 form an RC network providing proper timing.

When power is applied, C105 and C106 charge exponentially through R115 and R116 until the voltage at the junction of R116 and C105 equals the anode "A" firing voltage. At this time, one of the unijunction's diodes that is connected between the anode and anode gate "G" becomes forward biased allowing the capacitors to discharge through another diode junction between the anode gate and the cathode "K" and on through R120.

R117 and R118 control the voltage at which the diode (anode-to-anode gate) becomes forward biased. This feature "programs" the firing of Q102 and prevents the unijunction from controlling this parameter. Therefore, the changing of firing points from one device to another, together with the temperature dependency of this parameter, is no longer a problem as it can be with conventional unijunction transistors.

The vertical oscillator is synchronized externally to the vertical interval from the vertical drive pulse at R113. At the time of the vertical interval, an

external negative pulse is applied through R113, C104, and CR101 to the gate of Q102, causing the firing level of the unijunction to decrease.

The sawtooth voltage at the anode of Q102 is directly coupled to the base of Q103. Q103 is a driver amplifier and has two transistors wired as a darlington pair; their input and output leads exit as a three-terminal device. This device exhibits a high input impedance to Q102, and thereby maintains excellent impedance isolation between Q102 and Q104.

The output waveform from the unijunction oscillator is not suitable, as yet, to produce a satisfactory vertical sweep. Such a waveform would produce severe stretching at the top of the picture and compression at the bottom. C105 and C106 modify the output waveform to produce satisfactory linearity. The sawtooth waveform output at Q103 is coupled through R122, the vertical linearity control R121, and on to C106 where the waveform is shaped into a parabola. This parabolic waveform is then added to the oscillator's waveform and changes its slope. Slope change rate is determined by the position of the variable resistor R121.

Q103 supplies base current through R123 and R124 to the vertical output transistor, Q104. Height control R124 varies the amplitude of the sawtooth voltage present at the base of Q104 and, therefore, varies the size of the vertical raster on the CRT.

The vertical output stage, Q104, uses a power type transistor which operates as a class A amplifier. No output transformer is required since the output impedance of the transistor permits a proper impedance match with the yoke connected directly to the collector. C107 is a DC-blocking capacitor which allows only AC voltages to produce yoke current. L1 is a relative high impedance compared to the yoke inductance. During retrace time, a large positive pulse is developed by L1 which reverses the current through the yoke and moves the beam from the bottom of the screen to the top. Resistor R126 prevents oscillations by providing damping across the vertical deflection coils.

## 2.3

## HORIZONTAL DEFLECTION

To obtain a signal appropriate for driving Q106, the horizontal output transistor, a driver stage consisting of Q105 and T101, is used. The circuitry associated with Q105 and Q106 has been designed to optimize the efficiency and reliability of the horizontal deflection circuits.

A positive going pulse is coupled through R127 to the base of Q105. The amplitude and duty cycle of this waveform must be as indicated in the electrical specifications (Section 1.2) for proper circuit operation.

The driver stage is either cut off or driven into saturation by the base signal. The output signal appears as a rectangular waveform and is transformer-coupled to the base of the horizontal output stage. The polarity of the voltage at the secondary of the driver transformer is chosen such that Q106 is cut off when Q105 conducts and vice versa.

During conduction of the driver transistor, energy is stored in the coupling transformer. The voltage at the secondary is then positive and keeps Q106 cut off. As soon as the primary current of T101 is interrupted due to the base signal driving Q105 into cut off, the secondary voltage changes polarity. Q106 starts conducting, and its base current flows. This gradually decreases at a rate determined by the transformer inductance and circuit resistance.

The horizontal output stage has five main functions: to supply the yoke with the correct horizontal scanning currents; develop a "C" VDC supply voltage for use with the CRT; develop a "B" VDC supply voltage for the video output stage; and develop a "D" VDC for the CRT bias.

Q106 acts as a switch which is turned on or off by the rectangular waveform on the base. When Q106 is turned on, the supply voltage plus the charge on C113 causes yoke current to increase in a linear manner and moves the beam from near the center of the screen to the right side. At this time, the transistor is turned off by a positive voltage on its base which causes the output

circuit to oscillate. A high reactive voltage in the form of a half cycle negative voltage pulse is developed by the yoke's inductance and the primary of T2. The peak magnetic energy which was stored in the yoke during scan time is then transferred to C109 and the yoke's distributed capacity. During this cycle, the beam is returned to the center of the screen.

The distributed capacity now discharges into the yoke and induces a current in a direction opposite to the current of the previous part of the cycle. The magnetic field thus created around the yoke moves the scanning beam to the left of the screen.

After slightly more than half a cycle, the voltage across C109 biases the damper diode CR103 into conduction and prevents the flyback pulse from oscillating.

The magnetic energy that was stored in the yoke from the discharge of the distributed capacity is released to provide sweep for the first half of scan and to charge C113 through the rectifying action of the damper diode. The beam is then at the center of the screen. The cycle will repeat as soon as the base voltage of Q106 becomes negative.

C113, in series with the yoke, also serves to block DC currents through the yoke and to provide "S" shaping of the current waveform. "S" shaping compensates for stretching at the left and right sides of the picture tube because the curvature of the CRT face and the deflected beam do not describe the same arc.

L101 is an adjustable width control placed in series with the horizontal deflection coils. The variable inductive reactance allows a greater or lesser amount of the deflection current to flow through the horizontal yoke and, therefore, varies the width of the horizontal scan.

The negative flyback pulse developed during horizontal retrace time is rectified by CR104 and filtered by C110. This produces approximately "D" VDC which is coupled through the brightness control to the cathode of the CRT (V1).

This same pulse is transformer-coupled to the secondary of transformer T2 where it is rectified by CR2, CR106, and CR105 to produce rectified voltages of approximately 12 KV (9 and 12 inches) or 9 KV (5 inches), "C" VDC, and "B" VDC respectively. 12kV or 9 kV is the anode voltage for the CRT, and "C" VDC serves as the source voltage for grids No. 2 and 4 (focus grid) of the CRT. The "B" VDC potentiometer is the supply voltage for the video output amplifier, Q101.

### Section 3

#### PRELIMINARY ADJUSTMENTS

##### 3.1 SYNCHRONIZATION AND DRIVE SIGNALS

Apply horizontal and vertical drive signals to the horizontal and vertical drive terminals as indicated on your schematic. Adjust their levels to a nominal +4 V peak-to-peak. The duty cycle of each signal must be adjusted as described in Section 1.2.

The horizontal drive signal is required to initiate horizontal scan and high voltage, and should be connected before applying power to the monitor.

##### 3.2 BRIGHTNESS

Normally, the monitor will be used to display alphanumeric or other black and white information. Moreover, the video polarity is usually white characters on a black background.

The brightness control should be adjusted at a point where the white raster is just extinguished. The CRT will then be at its cutoff point, and a maximum contrast ratio can be obtained when a video signal is applied.

##### 3.3 VIDEO CONTRAST

Q101 is designed to operate linearly when a +2.5 V signal is applied to its base. Some models incorporate a 500 ohm external contrast control to maintain this level of +2.5 V peak-to-peak when measured at the video input terminal of the printed circuit board edge connector. (Refer to the schematic.)

In all cases, the output DC impedance of the video signal source must be 500 ohms, or less.

### 3.4

#### VERTICAL ADJUSTMENTS

There is a slight interaction among the vertical frequency, height, and linearity controls. A change in the height of the picture may affect linearity.

- (1) Apply video and synchronization signals to the monitor.
- (2) Set the vertical frequency control, R116, near the mechanical center for its rotation.
- (3) Adjust the vertical height control, R124, for desired height.
- (4) Adjust the vertical linearity control, R121, for best vertical linearity.
- (5) Remove the vertical drive signal from the unit. Or, alternatively, use a short jumper lead, and short the vertical drive input terminal of the printed circuit card edge connector to ground.
- (6) Readjust the vertical frequency control, R116, until the picture rolls up slowly.
- (7) Restore vertical drive to the monitor.
- (8) Recheck height and linearity.

### 3.5

#### HORIZONTAL ADJUSTMENTS

Raster width is affected by a combination of the low voltage supply, width coil L101, and the horizontal linearity sleeve located on the neck of the CRT beneath the yoke.

- (1) Apply video and synchronization signals to the monitor. Insert the horizontal linearity sleeve about 2/3 of its length under the yoke. (If you received a monitor from the factory in which the placement of the linearity sleeve has been determined, make a mark on the sleeve and reinsert the sleeve to this mark when removal of the yoke and linearity sleeve are required.) If the linearity sleeve is inserted farther than necessary, excessive power will be consumed, and the horizontal output circuitry could be overstressed.
- (2) Adjust the horizontal width coil, L101, for the desired width.
- (3) Insert the linearity sleeve farther under the yoke to obtain the best linearity. Although this adjustment will affect

The raster width, in  $\lambda$ , should not be used solely for that purpose. The placement of the linearity sleeve should be optimized for the best linearity.

- (4) Readjust L101 for proper width.
- (5) Observe final horizontal linearity and width, and touch up either adjustment if needed.

No horizontal hold control is used in this monitor. The raster should be properly locked and centered when the horizontal drive signals as described in Section 1.2 are used.

### 3.6 FOCUS ADJUSTMENT

The focus control, R107, provides an adjustment for maintaining best overall display focus. However, because of the construction of the gun assembly in the CRT, this control does not have a large effect on focus.

### 3.7 CENTERING

If the raster is not properly centered, it may be repositioned by rotating the ring magnets behind the deflection yoke.

The ring magnets should not be used to offset the raster from its nominal center position because it would degrade the resolution of the display.

If the picture is tilted, rotate the entire yoke.

## Section 4


### TROUBLESHOOTING AND MAINTENANCE

#### 4.1 TROUBLESHOOTING GUIDE


<u>SYMPTOM</u>	<u>POSSIBLE REMEDY</u>
1. Screen is dark	Check "A" bus Q106, Q105, CR2
2. Loss of video	CR105, Q101
3. Power consumption is too high	Check horizontal drive waveform; Check proper placement of horizontal linearity sleeve; Q105, Q106

The voltage waveforms are shown in Fig. 1, and Fig. 2 is the interconnecting cabling diagram. Figure 3 shows the circuit board component locations.


## WAVEFORMS




Q101-B  
2.5V P-P




VI-CATHODE  
20V P-P




CR101-ANODE  
3V P-P




Q103-B  
4.5V P-P




Q104-B  
1.2V P-P




Q104-C  
45V P-P



Q105-B  
3V P-P



Q105-C  
30V P-P



Q106-C  
170V P-P

Fig. 1 Voltage Waveform





Fig. 2 Interconnecting Cabling Diagram



F101 AND R108 ARE USED ONLY WHEN LOW VOLTAGE POWER SUPPLY IS NOT SUPPLIED.

Fig. 3 Circuit Board Components Location




Fig. 4 TV5, 9 and 12 Without Power Supply

# **Appendix B**

# **GLOSSARY**

**ART DATA 1, 2, 3, 4, 5, 6, 7** – Asynchronous Receiver parallel output data lines bits 1 to 7.

**ART IN** – UART Receiver Serial Input Line – inputs come from I/O port, AUX port, and unit's own transmitter.

**ART OUT** – UART Serial Transmit Data line – transmits to I/O, AUX, and unit's own Receiver

**ART XMIT CLK** – X16 Clock used to clock data out of the transmitter

**AUX ART CLK** – X16 Clock used to clock data out of the transmitter when in an AUX mode

**AUX CTS** – AUX Clear to Send

**AUX RTS** – AUX port Request to Send

**AUX SEND** – Signal used to Enable AUX Port XMIT DATA Line

**AUX TIMER** – Timer used to Delay AUX Port CTS for Printer interface. This is a unit controlled delay

**B CURL ILLEGAL** – Buffered Cursor Line Illegal - Used to denote EOM line in Block Xmit.

**B CURP ILLEGAL** – Buffered Cursor Position Illegal - Used to denote EOM Position in Block Xmit.

**BEEP ENABLE** – Decode of Control "G" (007<sub>8</sub>)

**BFR IN USE** – Denotes Receiver Buffer is in use and cannot receive another character for transfer to the bus

**BLINK CLK** – Clock of Binary Counter that clocks the blink memory

**BLINK EN** – Output of Blink Memory bit – enables Blink Clock to input to video

**BLINK FLOP CLK** – Clock used to Enable Blink Flop – Clock to Start Blink – Clock to Stop Blink – D type Flop

**CLR BCURL EN** – Clear Buffered Cursor Line Enable--- signals clears the registers storing the cursor line count in a block transmission

**CLR BFR EN** – Clear Buffer Enable - signal clears input buffer of receiver to a null

**CLR CURL** – Clear cursor line; resets cursor line registers to zero

**CLR CURP** – Clear cursor position; resets cursor position registers to zero

**CLR REG** – Clear register – signal which clears insert/delete character registers at output of memory.

**CLR SCRN** – Clear screen – command used to Initiate screen blanking or video blanking for special operations

**CLR SEQ** – Clear Sequence – command used to clear sequence counter inputting PLA

**CNTR CARRY** – Counter Carry

**CNTR CURSOR** – Counter Cursor – final cursor compar output signal

**CPC CARRY** – Character position count carry– Counter Carry - Signal denoting 30ms time out has been completed.

**CPC 1-** – Character position Count = 1

**CURL ILLEGAL** – Cursor line illegal - signal which flags cursor line position as off displayable screen

**CURP ILLEGAL** – Cursor position illegal – signal which flags cursor position as off displayable screen

**CURSOR LINE BUFFER** – Buffer that is loaded to store cursor character position for block send operations.

**CURSOR LINE REGISTER** – Register containing current line position. Counts 0 to 23 up or down to depict cursor line count on display

**CURSOR POSITION BUFFER** – Buffer that is loaded to store cursor character position for block send operations.

**CURSOR POSITION REGISTER** – Register containing current cursor position. Counts 0 to 79 up or down to depict cursor position within any one line on display

**DECR BCURL** – Decrement Block Cursor Line – Downcounts cursor line buffer containing stored line count in Block Send. When buffer is counted to zero, starting line count has been reached.

**DECR BCURP** - Decrement Buffer Cursor Position Register – This signal decrements the first of 2 Position Registers.

**DECR CURL** – Decrement Cursor Line - This signal will downcount cursor line register one count at a time

**DECR CURP** – Decrement Cursor Position. This signal downcounts cursor position register one count at a time.

**DECR CURP 2** - Decrement Cursor Position Register 2 - This signal decrements second of the 2 position registers, which will decrement cursor position 16 counts at a time.

**DOT POSITION COUNTER** – This counter is a divide-by-7 counter counting each of the 7-dot positions in one character scan

**DR** – Data Ready – This signal signifies a character has been loaded in the Receiver Buffer and is ready to be put in the bus.

**DRR** – Data Ready Reset – After character has been read on the bus, this signal will reset the receiver buffer and ready it for the next character to be received

**EN AUX PORT** – Enable Auxiliary Port – Signal will turn on Input/Output gates on Auxiliary port .

**EN AUX SEND** – Enable Auxiliary Send – Command signal which starts a block send out Auxiliary port.

**EN BFR OUT** – Enable Buffer Out – Command signal used to put receiver buffer on the bus for character receipt to display

**EN BLK SEND** – Enable Block Send – Command signal which starts block send out main port

**EN LIT OUT** – Enable Literal PRom Output – Signal used to put block send delimiter Rom on the bus

**EN MAIN PORT** – Enable Main Port – Signal will turn on Input/Output gates on main port.

**EN MEM OUT** – Enable Memory Out – Signal used to output contents of memory onto bus for block send output

**EN REG OUT** – Enable Register Out - Signal used to put stored contents of insert/delete registers onto the bus for restoration to new location in memory.

**EXT CLK INPUT**– External Clock Input – Input line on I/O port; a TTL times 16 clock on this input can externally clock the terminal (switch selectable to input)

**EXT XMIT CLK (X8)** – External Transmit Clock (times 8)- This is a TTL output clock at 8 times the baud rate which can be used to clock an external device (switch selectable to output)

**FE** – Framing Error – One of the unused outputs of the UART Receiver

**FIRE TIMER** – Signal used to start AUX port internal delay timer

**FMT FLOP CLK** – Format Flip Flop Clock – Clocking signal used to set or reset Format–Format On–Format Off

**FORMAT** – Term used to define an established protected-unprotected screen of data

**H BLANK** – Horizontal Blanking – Part of signal necessary for monitor display

**H DRIVE** – Horizontal Drive - Signal to monitor for horizontal deflection on CRT.

**HOLD REG BZ** – Holding Register Busy – Signal indicates the UART transmitter is holding a character to be transmitted.

**INCR CURL** – Increment Cursor Line – Signal used to upcount cursor line register

**INCR CURP** – Increment Cursor Position – Signal used to upcount cursor position register

**INCR ROLL** – Increment Roll Register – This signal increments the roll counter for scroll feature; an upcount of this counter will add 80 positions to display.

**INS MODE** – Insert Mode – Signal indicates to PLA program that the input at this time is to be inserted into memory instead of overwritten in memory.

**INTERNAL OPN** – Internal Operation – This signal indicates the function under operation is internally controlled and not necessarily transmitted to the I/O ports

**KB AUX EN** – Keyboard Auxiliary Enable – Signal off keyboard which will enable the Auxiliary port on the terminal from the keyboard

**KB AUX ONL** – Keyboard Auxiliary On Line – Signal off keyboard which will enable the AUX port on line with with the main I/O port and the terminal

**KB BREAK EN** – Keyboard Break Enable – Signal off keyboard which fires break function in terminal

**KB DISABLE** – Keyboard Disable – Locks out keyboard entry

**KB LD ART** – Keyboard Load UART – Signal loads UART with character input from keyboard; similar to Keyboard Strobe

**KB NO XMIT** – Keyboard No Transmit – Signal flags an internal operation being done from keyboard and is not to be transmitted over the I/O ports.

**KB OUT EN** – Keyboard Output Enable – Timing signal used to enable keybaord input to display

**KB RESET** – Keyboard Reset - Signal is an output actuated by Control Home/Clear Command from keyboard; signal will reset all functions of terminal

**KEY STROBE** – Keyboard Strobe – Signal which tells unit a key is depressed on keyboard

**LD ART EN** – Load Asynchronous Receiver Transmitter Enable – Signal used to load UART buffers with characters from bus to be transmitted

**LD BCUR** – Load Buffered Cursor - Signals loads value of cursor location to cursor line and positon buffers for block send operation

**LD BUS SEL** – Load Bus Select – Signal will load which bus input device will be on the bus at a given time interval (Input Buffer, Memory, Literal PROM, Insert/Delete Register, Keyboard, etc.)

**LD INP BFR** – Load Input Buffer – Signal used to load the receiver bus input buffer with character to be placed on the bus

**LD OPN** – Load Operation – Command used to load the operation counter to specific operation; done by PLA. There are 15 that can be loaded.

**LD SEQ** – Load Sequence – Command used to load the sequence counter to a specific sequence within any operation or Mode 0. There are 15 sequences that can be loaded in Mode 0 or any of 15 operations.

**LOAD CURL** – Load Cursor Line – Signal will load cursor line register with bus value at time of command.

**LD CURP** – Load Cursor Position – Signal will load cursor position registers with bus value at time of command.

**LD LIT ADR** – Load Literal Address – Command used to instruct the load of the address of the literal PROM (Block Send Delimiter ROM)

**MAIN ART CLK** – Main UART Clock – Clock at 16 times the baud rate; main timing clock for transmit and receive

**MAX ROLL** – Maximum Roll – Register count equals 23; will automatically reset roll register

**MEMORY SHIFTER** – Name given to set of registers which do memory shift in insert/delete operations

**MODE 0, 1** – Mode Zero, Mode One – State for PLAS; 15 sequences exist in Mode 0 and 15 operations of 15 sequences each exist in Mode 1

**MR** – Master Reset – Input to UART to do a reset of the UART device

**NULL SUPPRESS** – Name of circuit which decodes a Null on the bus and suppresses transmission of same

**OPN 1-4** – Operation Inputs 1, 2, 3, 4 – Binary value of each input: Input 1=1, Input 2=2, Input 3=4, Input 4=8.  
If operation 1–4 all equal a high operation 15 is decoded

**PE** – Parity Error – Unused output of UART which flags wrong parity receipt to the terminal

**PROG LD ART** – Program Load UART – Signal which loads the UART with characters from screen for block transmission

**PROT BIT** – Protect Bit – Signifies bit in memory which stores protected data fields for formatted display

**ROLL REGISTER** – This is the register which is incremented in a Roll function (scroll)

**SELECTED CLK** – Selected Clock – Signifies 1 of 2 clock (baud) rates to be input to UART, either main port or auxiliary port rate.

**SEND DATA** – Transmit data line on main port

**SET BEEP** – Command which will fire bell one shot to give an audible alarm

**ST** – Strobe – This is the main timing strobe of the unit; all decodes and memory inputs are timed to strobe.

**THRE** – Transmitter Holding Register Empty

**THRL** – Transmitter Holding Register Load

**TR 1-8** – Transmitter Receiver Input/Output bits 1 through 8

**TRC** – Transmitter Register Clock

**TRE** – Transmitter Register Empty

**TRO** – Transmitter Register Output

**UART** – Universal Asynchronous Receiver Transmitter (Transmit/Receive)

**V BLANK** – Vertical Blanking – Monitor drive signal.

**VIDEO CURSOR** – Name given to cursor signal when input to video drive circuit for display on CRT

**VIDEO DRIVER** – Name of circuit which drives final video output to CRT for display

**VIDEO PROT** – Video Protect – Name given to signal defining protected display area's output from memory bit

**VIDEO SERIALIZER** – 74166 serial shift register

**WLS 1, 2** – Word Length Select 1 and 2

**WRITE BLINK** – Command given to start memory input as a blinking video display

**WRITE EN** – Write Enable – Command given to write a character to memory

**WRITE PROT** – Write Protect – Command given to start memory input of protected data fields for Format Display

# **Appendix C**

# **PROGRAMMABLE LOGIC ARRAY**

## PROGRAMMABLE LOGIC ARRAY INPUTS

### MODE 0

PLA INPUT DESIGNATION	INPUT TERM	DESCRIPTION
I 13	SEQ4	This set of four inputs comes from the SEQUENCE counter and functions as the program counter. These four inputs do not change between Mode 0 and Mode 1.
I 12	SEQ3	
I 11	SEQ2	
I 10	SEQ1	
I 9	SEQ5	This bit indicates to the program that an ASCII ESCAPE code has been received as a lead-in code and the next byte received is the second byte of an ESC sequence. This bit goes active upon receipt of an actual ESC code or is set directly from the keyboard if an ESC-type operation is desired.
I 8	MODE	This input indicates to the PROGRAMMABLE LOGIC ARRAY whether to interpret the inputs as Mode 0 or Mode 1 terms.
I 7	INSERT MODE	This is a function line from the keyboard which indicates to the program whether an alphanumeric input byte should be inserted into the text or overwrite the character under the cursor.
I 6 - I 0	BUS7 - BUS1	This set of seven inputs brings the bus information into the PLA. In Mode 0, the bus holds the contents of the data input buffer. This set is used to decode the incoming byte, regardless of source.

### MODE 1

I 13	SEQ4	This set of four inputs comes from the SEQUENCE counter and functions as the program counter. These four inputs do not change between Mode 0 and Mode 1.
I 12	SEQ3	
I 11	SEQ2	
I 10	SEQ1	
I 9	FORMAT	This active high signal indicates to the program whether the terminal is in the FORMAT mode, where protected data is recognized.
I 8	MODE	This input indicates to the PROGRAMMABLE LOGIC ARRAY whether to interpret the inputs as Mode 0 or Mode 1 terms.
I 7	ILLEGAL	This term is high when the cursor is taken off the displayable portion of the screen. It also goes high for one cycle when the stored cursor location (BCURP and BCURL) is decremented and underflows. This indicates that the cursor has been returned to its original location on the screen.
I 6 - I 3	OPN4 - OPN1	These four bits are outputs from the OPERATION REGISTER which indicates the function being accomplished in Mode 1.
I 2	CARRY	This input is used when the 30 millisecond timer is being used. The timer is fired, which drops this bit low. It goes high at the end of the timeout. When not being used, this bit pulses.
I 1	PROTECT BIT	This input goes high when the FORMAT MODE is "on" and the byte under the cursor is protected.
I 0	XMTR BUSY	This bit is high when the transmitter is sending a byte.

## PROGRAMMABLE LOGIC ARRAY OUTPUTS

INSTRUCTION	OUTPUT 87654321	DESCRIPTION
<b>GROUP 1</b>		
load REG	-A...AAA	loads REG1 with byte from memory, REG1 byte shifted to REG2
decr BCURL	-A...AA-	decrements the stored cursor count, underflows when on proper line.
decr BCURP	-A...A-A	decrements the stored position count, underflows when on proper character position. No action unless BCURL has underflowed, indicating that the cursor is on the proper line.
set BEEP	-A...A--	activates the one-shot controlling the beeper.
clear REG	-A...-AA	clears REG2 to a null code and REG1 to a space code.
decr CURP 2	-A...-A-	used to move the cursor to the last position of a line (CPC=79).
incr ROLL	-A...--A	increments the ROLL counter which causes the data on the screen to shift up one character line. The top line goes to the bottom.
<b>GROUP 2</b>		
FORMAT clock	-AAAA...	issues a clock pulse to the FORMAT flip-flop. Whether the flop will "set" or "clear" is controlled by the LSB of the SEQ counter.
PROTECT clock	-AAA-...	issues a clock pulse to the PROTECT flip-flop. Whether the flop will "set" or "clear" is controlled by the LSB of the SEQ counter.
KB CONTROL clock	-AA-A...	issues a clock pulse to the KEYBOARD DISABLE flip-flop. Setting or clearing is controlled by the LSB of the SEQ counter.
BLINK clock	-AA--...	issues a clock pulse to the BLINK flip-flop. Setting or clearing is controlled by the LSB of the SEQ counter.
start TIME	-A-AA...	this command is issued when the 30 millisecond timeout is desired. The CARRY input to the PLA is used to sense the timeout.
<b>NOTE:</b> GROUP 1 and GROUP 2 instructions can be combined to accomplish two operations in the same instruction time. If only one instruction is desired, the undesignated bits should be programmed to "-s". (e.g. clear REG alone is -A----AA; clear REG and start TIME is -A-AA-AA.)		
<b>GROUP 3</b>		
clear BCURL	--...AAA	clears the character line portion of the stored cursor location. This indicates that the cursor is on the same line as the originally stored cursor line.
EN AUX SEND	--...AA-	this command enables transmission out the AUXILIARY PORT and disables transmission of data out the MAIN I/O PORT.
load UART	--...A-A	loads the UART transmitter holding reg with the contents of the bus. The loading actually takes place on the next instruction cycle.
clear BUFFER	--...A--	clears the input buffer to a null code.
clear CURL	--...-AA	clears the cursor line reg (sends the cursor to the top line).
clear CURP	--...-A-	clears the cursor position reg (sends the cursor to the beginning of the line).
WRITE	--...--A	writes the bus data into the refresh memory.
<b>GROUP 4</b>		
incr CURL	--AAA...	moves the cursor down one line (increments the CURL reg).
decr CURL	--AA...	moves the cursor up one line (decrements the CURL reg).
load CURL	--A-A...	subtracts octal 40 from the contents of the bus and loads the CURL reg.
incr CURP	--A----	advances the cursor once (increments the CURP reg).
decr CURP	--AA...	backspaces the cursor once (decrements the CURP reg).
load CURP	--A-...	subtracts octal 40 from the contents of the bus and loads the CURP reg.
load BCUR	--A...	saves the current cursor line count and cursor position count in BCURL and BCURP, respectively.

- NOTE:**
1. The execution of GROUP 3 instructions LOAD UART, CLEAR BUFFER, CLEAR CURL, and CLEAR CURP actually takes place during the cycle following the issuing of the instruction.
  2. GROUP 3 and GROUP 4 instructions can be combined to accomplish two operations in the same instruction time. If only one instruction is desired, the undesignated bits should be programmed with "-s".

## PROGRAMMABLE LOGIC ARRAY OUTPUTS (concluded)

INSTRUCTION	OUTPUT 87654321	DESCRIPTION
GROUP 5		
load SEQ	AAAAxxxx	used to preset the SEQ counter and accomplish a program "jump". The xxxx portion identifies the desired SEQ count.
load OPN	AAA-xxxx	used to preset the OPN register which designates Mode 1 operations. All operations in Mode 1 are identified by a different OPN count (ADVANCE is OPN=A-AA). This OPN register is a PLA input in Mode 1 only. Issuing this instruction in Mode 0 causes a move to Mode 1. The xxx portion identifies which operation will be loaded.
load LIT ADDR	AA-Axxxx	used to load the addressing register of the LITERAL PROM, which governs what delimiters will be transmitted in the block-type transmissions. The xxxx portion identifies the address to be loaded.
BUS BUFFER	A-AAxAAA	data input buffer is gated to the bus.
BUS REG	A-AAxAA-	REG2 is gated to the bus.
BUS MEM	A-AAxA-A	output of the refresh memory is gated to the bus
BUS LIT	A-AAxA--	LITERAL PROM is gated to the bus.  (NOTE: If x=0, the screen refresh is maintained for the course of the operation. If x=1, the refresh will be terminated until the completion of the current operation.)
GOTO MO	A---xxxx	this instruction terminates any Mode 1 operation and returns the program to its "idle" state. The x's have no significance in this instruction and are usually programmed to '-'s.

### OPERATION CODE ASSIGNMENT

OPN #	FUNCTION	DESCRIPTION
0	CLEAR TO END OF SCREEN	This routine clears the screen to nulls starting at the cursor location and terminating at the end of the screen. This does not include any bytes which can be recognized as protected.
1	CLEAR TO END OF LINE	Same as described above, except that the operation terminates at the end of the line containing the cursor.
2	FORWARD PROTECT TEST	Tests to see if the byte under the cursor is protected. If so, the cursor will advance to the right and down if necessary.
3	BACKWARD PROTECT TEST	Tests to see if the byte under the cursor is protected. If so, the cursor will move to the left and up, if necessary.
4	ADVANCE	Moves the cursor one position to the right and tests to see if the cursor moved off the displayable portion of the line. If so, the cursor is sent to the first position of the current line and the program goes to the LINE FEED routine.
5	BACKSPACE	Moves the cursor one position to the left and tests to see if the cursor moved off the beginning of the line. Given this condition, the cursor is sent to the last position of the current line and the program moves to the UP routine.
6	LINE FEED	Moves the cursor down one line and tests to see if the cursor left the bottom of the page.
7	UP	Moves the cursor up one line and tests to see if the cursor left the top of the page, in which case the cursor is sent to the bottom line.
8	INSERT CHARACTER	Starts at the cursor position and moves all data to the end of the line or the first protected field one position to the right.
9	DELETE CHARACTER	Starts at the cursor position and moves all data to the end of the line or the first protected field one position to the left.
10	FORMAT TAB	Searches for the next protected field. Places the cursor in the first unprotected location following this field. If no protected field is found before the end of the page, the cursor is sent home.
11	RETURN CURSOR	Moves the cursor forward and simultaneously decrements the stored cursor count until the cursor count underflows. The cursor is now positioned in its original location.
12	FUNCTION KEY SEND	Sends the constants surrounding the lower-case code generated by the depression of a Function key.

## OPERATION CODE ASSIGNMENT (concluded)

OPN #	FUNCTION	DESCRIPTION
13	SEND TEXT	Sends the data from the refresh memory during a block-send operation. Also recognizes the points at which delimiters should be sent.
14	START SEND	Sends the two start-of-message codes from the LITERAL PROM and positions the cursor for the transmission of text.
15	SEND DELIMITERS	Sends the proper delimiters at the end of an unprotected field, end of line, and the end of the message.

# PROGRAM LISTING

FMT	BUS	OUTPUT
SEQ SEQ	HITS	HITS
4521(05/65432)		67054321
		*A LLLLLLL

## \*\* CONTROL CODES INSTRUCTIONS \*\*

*P 05 *1 LLLL-L-LLLLLL	*F AAAA---- ;LOAD SEQ 0 (IDLE,WAIT ON NULL)	100
*P 42 *1 LLHHL-L-HHHHHH	*F AAA-A-A-A ;LOAD UPN 2 (FORWARD PRNT TEST)DEL CODE	101
*P 21 *1 LLHHL-L-LLHHLH	*F -----A- ;CLEAR CURP (CARRIAGE RETURN) CTL M	102
*P 06 *1 LLHLL-L-LLHHL	*F AAA-A--A ;LOAD UPN 6 (DOWN, LF CODE)	103
*P 61 *1 LLHHL-L-LLHLL	*F AAA-A-A- ;LOAD UPN 5 (BACKSPACE) CNT H	200
*P 57 *1 LLHHL-L-LLLHHH	*F -A---A-- ;SET "BEEP" (BELL) CNT G	201
*P X9 *1 LLHHL-L-LLHLL	*F AAA--A-A ;LOAD UPN 10 (FORMAT TAB) CNT I	247
*P /6 *1 LLHLL-L-LHHLH	*F AAAA---- ;LOAD SEQ 15 (ESC CODE 035)	202
*P 00 *1 HHHHL-----	*F ----AA-- ;LOAD BCUR,CLFAR INPUT BUFFER OVERFLOW OF SEQUENCE COUNTERS SETS ESCAPE BIT (SEQ 5)	107
43 *1 HLLLL-LL-----	*F AAA-A-A-A ;LOAD UPN 2 (FORWARD PRNT TEST) STOP UNUSED CONTROL CODES HERE	104
*P 76 *1 HLLHLH-----	*F -A---AAA ;LOAD REG (INSERT ON SAVE BYTE REG1)	400
*P 67 *1 HMLHLLH-----	*F AAA--AAA ;LOAD UPN 8 (INSERT CHARACTER)	401
*P 14 *1 HHLLL-----	*F -----A ;WRITE ALL CODES EXCEPT CIRL AND DEL	105
*P 04 *1 HMLLLL-----	*F AAA-A-AA ;LOAD UPN 4 (ADVANCE AFTER WRITE)	106
	** ESCAPE CODES INSTRUCTIONS **	
*P 64 *1 LLHHL-----	*F ----A--- ;LOAD BCUR (SAVE CURSOR LOCATION) ON ANY ESCAPE CODE	245
*P 84 *1 LLHHLH-MLLLLL	*F AAA-A--- ;LOAD UPN 7 (UP) ESC A	208
*P 66 *1 LLHHLH-MLLLHL	*F AAA-A--A ;LOAD UPN 6 (DOWN) ESC B	209
*P 86 *1 LLHHLH-MLLLHH	*F AAA-A-AA ;LOAD UPN 4 (ADVANCE) ESC C	210
*P 62 *1 LLHHLH-MLLHLH	*F AAA-A-A- ;LOAD UPN 5 (BACKSPACE) ESC D	211
*P 52 *1 LLHHLH-MLLHLH	*F -----AA ;CLEAR CURL (ESC E)	205
*P 69 *1 LLHHLH-MLLHLH	*F -----A- ;CLEAR CURP (ESC L)	206
*P 79 *1 LLHHLH-MLLHLH	*F AAA-AAAA ;LOAD UPN 0 ((CLFAR-END OF SCREEN)ESC E	207
71 *1 LLHHLH-MLLHLH	*F -----A- ;CLEAR CURP (HOME) ESC H	224
54 *1 LLHHLH-MLLHLH	*F -----AA ;CLEAR CURL (HOME) ESC H	225
*P 78 *1 LLHHLH-MLLHLH	*F AAA-AAAA ;LOAD UPN 0 ((CLEAR-END OF SCREEN)ESC J	203

*P 51 *I LLHHLHL-HLLHLLH *F AAA-AAA- ;CLEAR UPN 1 (CLEAR-END OF LINE) ESC K	204
*P 75 *I LLHHHL-HLHHHLH *F -AAA---- ;PROTECT CLOCK (SET WRITE PROTECT)	2
*P 74 *I LHLLHL-HLHHHLH *F -AAA---- ;PROTECT CLOCK (CLEAR WRITE PROTECT)	2
*P 44 *I LLHHHL-HLHLHHH *F -AAAA--- ;FORMAT CLOCK (FORMAT UN) ESC W	
*P 93 *I LHLLHL-HLHHHLH *F -AAAA--- ;FORMAT CLOCK (CLEAR FORMAT) ESC X	216
*P 83 *I LHLLHL-HLHLHLH *F -AA-A--- ;KBD CONTROL CLOCK (ENABLE KBD)	220
*P 82 *I LLHHHL-HHLLHHH *F -AA-A--- ;KBD CONTROL CLOCK (DISABLE KBD)	219
*P 90 *I LLHHHL-HHLHHLL *F -AA----- ;BLINK CLOCK (SET WRITE BLINK)	221
*P 91 *I LHLLHL-HHLHHHLH *F -AA----- ;BLINK CLOCK (CLEAR WRITE BLINK)	222
** LOAD CURSOR OPERATION ** ESC F	
*P 59 *I LLHHLHL-HLLLHHL *F AAAA-A-A ;LOAD SEQ 10 (LOAD CURSOR OPN) ESC F	212
*P 48 *I HLHHLHL-HLLLHHL *F -----A-- ;CLEAR BUFFER (RECEIVER BUFFER) ESC F	226
*P 58 *I HLHHHL-LLLLHLL *F AAAA-A-- ;LOAD SEQ 11 (WAIT-CURSOR ADD BITE)	227
*P 49 *I HHLLHL----- *F --A-AA-- ;LOAD CURL,CLEAR BUFFER	228
*P 50 *I HHLLHL-LLLLHLL *F AAAA--A- ;LOAD SEQ 15 (WAIT-CURSOR ADD BITE)	229
*P 65 *I HHHLHL----- *F ---A-A-- ;LOAD CURP CLEAR BUFFER	230
** AUXILIARY SEND ** ESC ZERO	
*P 24 *I LHLLHL-LHHLLLL *F -----AA- ;ENABLE AUX SEND PORT	3
*P 4 *I LLHHHL-LHHLLLL *F -----A-AA ;LOAD BCUR;CLEAR CURL	3
*P 45 *I LHLLHL-LHHLLLL *F AAA----A ;LOAD UPN 14 (START SEND)	3
** PAGE SEND ** ESC I	
*P 15 *I LLHHLHL-HLLHLLH *F -----A-AA ;LOAD BCUR;CLEAR CURL	305
*P 46 *I LLHHHH-HLLHLLH *F AAA----A ;LOAD UPN 14 (START SEND)	306
** LINE SEND ** ESC SMALL I	
*P 17 *I LLHHLHL-HHLHLLH *F -----AAAA ;LOAD BCUR;CLEAR BCURL	307
*P 47 *I LLHHHL-HHLHLLH *F AAA----A ;LOAD UPN 14 (START SEND)	308
** DELETE CHARACTER ** ESC P	
*P 54 *I LLHHLHL-HLHLLLL *F -A----AA ;CLEAR REG (LOAD REG2 TO NULL REG1 TO SPACE	402
*P 73 *I LLHHHL-HLHLLLL *F AAA--AA- ;LOAD UPN 9 (DELETE CHARACTER)	403
** FUNCTION KEY SEND ** ESC SMALL P TO DEL	
*P 79 *I LLHHLHL-HHH---- *F -A---AAA ;LOAD REG (LOAD FKEY CODE TO REG1)	420
*P 56 *I LLHHHL-HHH---- *F -----A ;WRITE (LC CODE UNDER CURSOR)	421
*P 50 *I LHLLHL-HHH---- *F AAAAA--A ;LOAD SEQ 0 (JUMP PASS SEQ 5)	422
*P 82 *I LHHLHL-HHH---- *F -A-AAAAA ;START TIME;LOAD REG (LC CODE TO REG1)	423
*P 58 *I LHHHHL-HHH---- *F AA-A-AAA ;LOAD LIT ADDR 8 (1ST CODE FKEY)	424
*P 90 *I HLLHLHL-HHH---- *F A-AAAAA- ;BUSS REG2	425
*P 89 *I HLLHHL----- *F AAA----AA ;LOAD UPN 12 (FUNCTION SEND)	426
*P 7 / *I LHLHHL----- *F AAAA---- ;LOAD SEQ 15 (FND ESC DECODE)	225
	ESCAPE CODE NOT FOUND ABORT ESC BIT
** TERMINATE MODE 0 **	
*P 44 *I HHHHHL----- *F AAA-AA-A ;LOAD UPN 2 (FORWARD PROT TEST) GOTO M01 109	

FM  
 F#1 L#1  
 SCR 1024X800  
 4521014521Y1Z

OUTPUT  
 511S  
 67654321

MODE 1

		** OPERATION 0 **	
		** CLEAR TO END OF SCREEN **	
*P 12	*I LLLL-H-LLL---	*F -A----AA ;CLEAR REG, REG2-SPACE	111
*P 54	*I LLLH-H-LLL---	*F A-AA-AA- ;BUSS REG2,DISABLE REFRESH	112
*P 40	*I LLHL-H-LLL---	*F ----A--- ;LOAD BCUR (SAVE CURSOR LOCATION)	113
*P 15	*I LHLL-H-LLL--L	*F -----A ;WRITE (NULL TO MEM-EUS,FUL)	116
*P 29	*I LMH-H-H-LLL---	*F --A----- ;INCR CURP	117
*P 37	*I LmH-H-H-LLL---	*F AAAAA-AA ;LOAD SEW 4	118
*P 19	*I LlmH-H-H-LLL---	*F --AAA-A- ;INCR CURP,CLEAR CURP	119
*P 38	*I HLL-H-H-LLL---	*F AAAAA-AA ;LOAD SEW 4	120
*P 27	*I HLH-H-H-LLL---	*F -----AA ;CLEAR CURP	121
*P 22	*I HLLH-H-LLL---	*F -----A- ;CLEAR CURP	122
*P 35	*I HLHL-H-LLL---	*F AAA--A-- ;LOAD UPN 11 (RETURN CURSOR)	123
		** OPERATION 1 **	
		** CLEAR TO END OF LINE **	
*P 12	*I LLLL-H-LLL---	*F -A----AA ;CLEAR REG, REG2-SPACE	111
*P 54	*I LLLH-H-LLL---	*F A-AA-AA- ;BUSS REG2,DISABLE REFRESH	112
*P 40	*I LLHL-H-LLL---	*F ----A--- ;LOAD BCUR (SAVE CURSOR LOCATION)	113
*P 17	*I LLH-H-H-LLL--R	*F -----AAA ;CLEAR BCUR	114
P 10	*I LMH-H-H-LLLH-H-	*F AAAAA-AA- ;LOAD SEW 4 (STOP EOL AT PRUT FIELD)	115
15	*I LmH-H-H-LLL--L	*F -----A ;WRITE (NULL TO MEM-EUS,FUL)	116
29	*I LMH-H-H-LLL---	*F --A----- ;INCR CURP	117
-P 37	*I LHHL-H-LLL---	*F AAAAA-AA ;LOAD SEW 4	118
*P 22	*I HLLH-H-LLL---	*F -----A- ;CLEAR CURP	122
*P 35	*I HLHL-H-LLL---	*F AAA--A-- ;LOAD UPN 11 (RETURN CURSOR)	123
		** OPERATION 2 **	
		** FORWARD PROTECT TEST	
*P 05	*I LLLL-H-LHL-H-	*F AAA-A-AA ;LOAD UPN 4 (ADVANCE IF PROTECTED)	124
		** OPERATION 3 **	
		** BACKWARD PROTECT TEST **	
*P 63	*I LLLL-H-HLLH-H-	*F AAA-A-A- ;LOAD UPN 5 (HACKSPACE) BACKWARD PROT	238
		** OPERATION 4 **	
		** ADVANCE **	
*P 30	*I LLLL-H-H-LLL---	*F --A----- ;INCR CURP	125
*P 45	*I LLLH-H-HLLH-L---	*F AAA-AA-A ;LOAD UPN 2 (FORWARD PRUT TEST)NOT EOL	126
*P 25	*I HLLH-H-HLH-L---	*F -----A- ;CLEAR CURP	127
*P 07	*I HLHL-H-H-LLL---	*F AAA-A--A ;LOAD UPN 6 (DOWN, END UPN 4)	128
		** OPERATION 5 **	
		** HACKSPACE **	
*P 72	*I LLLL-H-LHLH---	*F ---AA--- ;DECR CURP	231
*P 73	*I LLLH-H-LH-H---	*F AAA-AA-- ;LOAD UPN 3 (BACKWARD PROT TEST)	233
88	*I LLMH-H-HLH-LH---	*F -A----A- ;DECR CURP2 (MOVE TO LPC7Y-END OF LINE)	235
94	*I LLLL-H-HLH-LH---	*F AAAAAAA- ;LOAD SEW 3	236
85	*I HLHL-H-H-LHLH---	*F AAA-A--- ;LOAD UPN 1 (UP) BKSP WRAP	237

\*\* OPERATION 6 \*\*  
 \*\* LINE FEED \*\*

*P 5 *1 LLLL-H-LHHL---	*F --AAA---	;INCR CURL	1
*P .8 *1 LHLMHHHLHHL---	*F -----AA	;CLEAR CURL	1
*P 08 *1 LLHLLHHHLHHL---	*F ----A-A-	;LOAD BCUR,CLEAR CURP (0 CURP-READY RULL)	131
*P 46 *1 LHLL-HLLHHL---	*F AAA-AA-A	;LOAD UPN 2 (FORWARD PROT TEST)	132
*P 01 *1 LMLL-HHLHHL---	*F --AA-AAA	;DECR CURL,CLEAR,BCURL (SAVE ONLY CURP)	133
*P 16 *1 LHLH-H-LHHL---	*F -A-----A	;INCREMENT ROLL COUNTER	134
*P 13 *1 LMHL-H-LFHHL---	*F -A----AA	;CLEAR REG, REG2=NULL,LF SCRULL	135
*P 18 *1 LHHM-H-LFHHL---	*F A-AAAAA-	;REG2 TO BUSS (NULL IN REG2 TO BUSS)	136
*P 24 *1 HLLL-H-LHHL---	*F --A----A	;WRITE INC P CURP	137
*P 11 *1 HLLH-HLHHL---	*F AAAA-AAA	;LOAD SEQ 8 (WRITE AGAIN,NOT ILLEGAL)	138
*P 23 *1 HLLH-HHHLH-L---	*F -----A-	;CLEAR CURP	127
*P 36 *1 HHHL-H-LHHL---	*F AAA--A--	;LOAD UPN 11 (RETURN CURSUR)	140

\*\* OPERATION 7 \*\*  
 \*\* UP \*\*

*P 80 *1 LLLL-H-LHHH---	*F --AA---	;DECR CURL	232
*P 73 *1 LLLH-HLLH-H---	*F AAA-AA--	;LOAD UPN 3 (BACKWARD PROT TEST)	233
*P 68 *1 LLHM-HHHLHHF---	*F AAAAAAAA	;LOAD SEQ 0 (MOVE CURSOR TO LINE 24)	234

\*\* OPERATION 8 \*\*  
 \*\* INSERT CHARACTER \*\*

*P 81 *1 LLLL-H-HLL----	*F A-AA-AA-	;BUSS REG2;DISABLE REFRESH	404
*P 64 *1 LLLH-H-HLL----	*F ----AAAA	;LOAD BCUR;CLEAR BCURL	405
*P 69 *1 LLHM-H-HLL----	*F --A-----	;INCR CURP (INS-DEL CHAR)	407
*P 77 *1 LHLL-HLHLL-L-	*F -A---AAA	;LOAD REG (LOAD REG1 FROM MEMORY)	41
*P 5 *1 LMHH-HLHLL-L-	*F -----A	;WRITE (BYTE IN REG2 TO MEMORY)	41
*P 02 *1 HLLL-HLHLL-L-	*F AAAAAAA-	;LOAD SEQ 3	41
*P 52 *1 HLHM-H-HLL----	*F -----A-	;CLEAR CURP	416
*P 71 *1 HHHL-H-HLL----	*F --A----	;INCR CURP	417
*P 72 *1 HHHL-H-HLL----	*F AAA--A--	;LOAD UPN 11 (RETURN CURSUR)	418

\*\* OPERATION 9 \*\*  
 \*\* DELETE CHARACTER \*\*

*P 81 *1 LLLL-H-HLL----	*F A-AA-AA-	;BUSS REG2;DISABLE REFRESH	404
*P 64 *1 LLLH-H-HLL----	*F ----AAAA	;LOAD BCUR;CLEAR BCURL	405
*P 64 *1 LLHL-H-HLLH---	*F -----A	;WRITE (NULL CODE TO MEMORY)	406
*P 69 *1 LLHM-H-HLL----	*F --A-----	;INCR CURP (INS-DEL CHAR)	407
*P 77 *1 LHLL-HLHLL-L-	*F -A---AAA	;LOAD REG (LOAD REG1 FROM MEMORY)	408
*P 78 *1 LMHL-HLHLLH-L-	*F -A---AAA	;LOAD REG (MOVE REG1 TO REG2)	409
*P 80 *1 LHHL-HLHLLH-L-	*F ---AA--	;DECR CURP (DEL MOVE BACK ONE)	410
*P 65 *1 LMHH-HLHLL-L-	*F -----A	;WRITE (BYTE IN REG2 TO MEMORY)	411
*P 70 *1 HLLL-HLHLLH-L-	*F --A-----	;INCR CURP (DEL CHAR)	413
*P 55 *1 HLLH-HLHLLH-L-	*F -A----AA	;CLEAR REG (REG2 TO NULL REG1 TO SPACE)	414
*P 74 *1 HLHL-HLHLLH-L-	*F AAAAAAA-A	;LOAD SEQ 2 (RETURN DEL AGAIN)	415
*P 52 *1 HLHM-H-MLL----	*F -----A-	;CLEAR CURP	416
*P 72 *1 HHHL-H-HLL----	*F AAA--A--	;LOAD UPN 11 (RETURN CURSUR)	418

\*\* OPERATION 10 \*\*  
 \*\* FORMAT TAB \*\*

*P 0 *1 LLLLLH-HLHHL---	*F AAA-AA-A	;LOAD UPN 2 (FORMAT NOT ON NO TAB)	213
*P 1 *1 LLLH-H-HLHL---	*F A-AA-A-A	;BUSS MEMORY,DISABLE REFRESH	2
*P 56 *1 LLHL-H-HLHL---	*F --A----	;INCR CURP	2

\*P 60 \*I LLLL-HLHLHL-L- \*F AAAAAAA-A ;LOAD SEQ 2 (LOOK FOR PROT FIELD) 24  
 \*P 61 \*I LLLL-HLHLHL-H- \*F AAA-A-AA ;LOAD UPN 4 (ADVANCE) PROT FIELD FOUND 24  
 ~ 20 \*I LLLL-HHHLH--- \*F --AAA-A- ;INCR CURLP,CLEAR LUHP 14  
 ~ 45 \*I LLLL-HLHLHL--- \*F AAAAAAA-- ;LOAD SEQ 3 (TAB NOT EOP, KEEP LOOKING) 24  
 \*P 55 \*I LLLL-HLHLHL--- \*F -----AA ;CLEAR CURLP (EOP,MOVE TO TOP LINE) 24  
 \*P 67 \*I HLHL-H-HHLHL--- \*F AAA-AA-A ;LOAD UPN 2 (FORWARD PROT TEST) END FTAB 24

\*\* OPERATION 11 \*\*

\*\* RETURN CURSUR \*\*

\*P 35 \*I L-LL-n-HLHH--- \*F -A---AA- ;DECR CURL 14  
 \*P 41 \*I L-LH-n-HLHH--- \*F -A---A-A ;DECRL BCURP 14.  
 \*P 47 \*I LLHL-HHHLHH--- \*F AAA-AA-A ;LOAD UPN 2 (FORWARD PROT TEST) CUR HOME 14  
 \*P 26 \*I LLHL-HLHLHH--- \*F AAAAAAA-A ;LOAD SEQ 0 14  
 \*P 33 \*I L-LL-n-HLHH--- \*F -A---AA- ;DECR CURL 14  
 \*P 41 \*I L-LH-n-HLHH--- \*F -A---A-A ;DECRL BCURP 14.  
 \*P 04 \*I LHHL-HHHH-HH--- \*F AAA-AA-- ;LOAD UPN 5 (BACKWARD PROT TEST) 14.  
 \*P 51 \*I LHHL-HLHLHH--- \*F --A---- ;INCR CURP 14.  
 \*P 20 \*I LHHL-HHHLHH--- \*F --AAA-A- ;INCR CURLP,CLEAR BCURP 14  
 \*P 02 \*I LHHL-HLHLHH--- \*F AAAAAA-A- ;LOAD SEQ 5 10.  
 \*P 88 \*I HLLL-HHHLHH--- \*F -----AA ;CLEAR CURLP 44.  
 \*P 34 \*I HLLL-H-HHLHH--- \*F AAAAAA-AA ;LOAD SEQ 4 13.

\*\* OPERATION 12 \*\*

\*\* FUNCTION KEY SEND \*\*

\*P 67 \*I LLLL-H-HHLL--- \*F -----A- ;WRITE (SEND SAVED CODE BACK TO MEMORY) 42  
 \*P 59 \*I LLLL-H-HHLL--- \*F A-AAAAA-- ;BUSS LIT (BUSS 1ST FKEY CODE) 42.  
 P 75 \*I LLHL-H-HHLL--- \*F AAAAAAA-A ;LOAD SEQ 2 (WAIT FOR TIMEOUT) 42.  
 ~ 63 \*I LLLL-H-HHLL---H \*F AAAAAAA-- ;LOAD SEQ 3 (WAIT FOR XMIT BZY) 43.  
 ~ 92 \*I LLLL-H-HHLL---L \*F -----A-A ;LOAD UART (SEND 1ST CODE FKEY) 43.  
 \*P 65 \*I LLLL-H-HHLL---H \*F AAAAAA-A- ;LOAD SEQ 5 (WAIT FOR XMIT BZY) 43.  
 \*P 44 \*I LLLL-H-HHLL---L \*F AA-A-AA- ;LOAD LIT ADDR 9 (2ND CODE FKEY) 43.  
 \*P 43 \*I LHHL-H-HHLL--- \*F -----A-A ;LOAD UART (SEND 2ND CODE-FKEY) 43.  
 \*P 83 \*I LHHL-H-HHLL--- \*F -A-AAAAA- ;START TIME LOAD REG (FCODE REG2) 43.  
 \*P 91 \*I HLLL-H-HHLL--- \*F A-AAAAA- ;BUSS REG2 (LC CODE TO BUSS 43.  
 \*P 57 \*I HLLL-H-HHLL---H \*F AAAA-AA- ;LOAD SEQ 4 (WAIT FOR XMIT BUZY) 43.  
 \*P 94 \*I HLLL-H-HHLL---L \*F -----A-A ;LOAD UART (SEND LC CODE-FKEY) 43.  
 \*P 48 \*I HLHL-H-HHLL--- \*F AA-A-A-A ;LOAD LIT ADDR 10 (LAST CODE FKEY) 43.  
 \*P 60 \*I HLHL-H-HHLL--- \*F A-AAAAA-- ;BUS LIT (BUSS LAST FKEY CODE) 44.  
 \*P 65 \*I HHLL-H-HHLL---H \*F AAAA--AA ;LOAD SEQ 12 (WAIT FOR XMIT BZY) 44.  
 \*P 95 \*I HHLL-H-HHLL---L \*F -----A-A ;LOAD UART (SEND LAST CODE-FKEY) 44.  
 \*P 56 \*I HHLL-H-HHLL--- \*F AAAAAA-A- ;LOAD SEQ 13 (WAIT FOR TIMER) 44.

\*\* OPERATION 13 \*\*

\*\* SEND ROUTINE \*\*

\*P 10 \*I LLLL-H-HHLLH--- \*F A-AAAAA-A ;BUSS MEMORY 33.  
 \*P 29 \*I LLLL-H-HHLLH-L- \*F AAAAAA-A- ;LOAD SEQ 5 (JUMP BYTE NOT PROTECTED) 33.  
 \*P 35 \*I LLHL-HLHHHLH-H- \*F -A---A-A ;DECRL BCURP (MOVE PAST PROTECT) 33.  
 \*P 42 \*I LLLL-HLHHHLH-H- \*F --A---- ;INCR CURLP 33.  
 \*P 37 \*I LLLL-HHHLHLH--- \*F AAA---- ;LOAD UPN 15 (SEND DELIMITERS) 33.  
 \*P 04 \*I LLLL-HLHHHLH-H- \*F AAAAAAA-A ;LOAD SEQ 2 (STILL PROTECTED) 33.  
 \*P 30 \*I LLLL-HLHHHLH-LH \*F AAAAAA-A- ;LOAD SEQ 5 (WAIT FOR XMIT BZY) 33.  
 ~ 25 \*I LHHL-H-HHLLH--- \*F -----A-A ;LOAD UART (WITH TEXT CHARACTERS) 33.  
 ~ 56 \*I LHHL-H-HHLLH--- \*F -A---A-A ;DECRL BCURP (COUNT CHAR FOR STOP POS) 34.  
 ~ 58 \*I HLLL-HHHLHLH--- \*F AAA---- ;LOAD UPN 15 (SEND DELIMITERS) 34.  
 \*P 43 \*I HLLL-H-HHLLH--- \*F --A---- ;INCR CURP 34.  
 \*P 31 \*I HLHL-HLHHHLH-L- \*F AAAAAA-A- ;LOAD SEQ 5 (CHARACTER OK-SEND) 34.  
 \*P 39 \*I HLHL-H-HHHLH--- \*F AAA---- ;LOAD UPN 15 (SEND DELIMITERS) 34.

\*\* OPERATION 14 \*\*

\*\* START SEND ROUTINE \*\*

*P 1	*I LLLL-H-HHHH----	*F A-AAAA--	;BUSS LIT (LITERAL PRUM TO BUSS)	30
*P 06	*I LLLH-H-HHHHL---	*F -A-AA--	;START TIME (BEGIN 240MS DELAY)	31
*P 03	*I LLHL-H-HHHLL--	*F AAAAAA-A	;LOAD SEN 2 (WAIT ON TIMEOUT)	311
*P 11	*I LHHL-H-HHHHL--	*F AA-AAAA	;LOAD LIT ADDR 0 (HEADER STX)	312
*P 19	*I LLLL-H-HHHH---H	*F AAAAAA-AA	;LOAD SEN 4 (WAIT FOR XMIT BZY)	316
*P 21	*I LHLL-H-HHHH---L	*F -----A-A	;LOAD UART (WITH BYTE1 HEADER-STX)	317
*P 41	*I LMHL-H-HHHHL--	*F AA-AAAA-	;LOAD LIT ADDR 1 (HEADER NULL)	318
*P 04	*I LHMM-H-HHHH---H	*F AAAAAA---	;LOAD SEN 7	322
*P 22	*I LHMM-H-HHHH---L	*F -----A-A	;LOAD UART (WITH BYTE2 HEADER-NUL)	323
*P 40	*I HMLL-H-HHHHL--	*F -----A-	;CLEAR CURP	329
*P 28	*I HMHL-H-HHHHL--	*F -A---AA-	;DECR BCURL	330
*P 16	*I HHHL-H-HHHH----	*F AAA---A-	;LOAD UPN 15	331

\*\* OPERATION 15 \*\*

\*\* SEND DELIMITERS \*\*

*P 18	*I LLLL-H-HHHH----	*F A-AAAA--	;BUSS LIT (LITERAL PRUM TO BUSS)	304
*P 26	*I LLHH-HLHHHH-H-	*F AA-AAA-A	;LOAD LIT ADDR 2 (BYTE1 EUF UNPROTECT)	313
*P 34	*I LLHH-HHHHHHHH---	*F AA-AA-AA	;LOAD LIT ADDR 4 (BYTE1 EUL)	314
*P 25	*I LLHH-HLHHHHH-L-	*F AA-AA--A	;LOAD LIT ADDR 6 (BYTE1 EUM)	315
*P 19	*I LMLL-H-HHHH---H	*F AAAAAA-AA	;LOAD SEN 4 (WAIT FOR XMIT BZY)	316
*P 21	*I LHLL-H-HHHH---L	*F -----A-A	;LOAD UART (WITH BYTE1 HEADER-STX)	317
*P 33	*I LHHL-HL HHHH-H-	*F AA-AAA--	;LOAD LIT ADDR 3 (BYTE2 EUF UNPROTECTED)	319
*P 01	*I LHHL-HHHHHH---	*F AA-AA-A-	;LOAD LIT ADDR 5 (BYTE2 EUL)	320
*P 00	*I LHHL-HL HHHH-L-	*F AA-AA---	;LOAD LIT ADDR 7 (BYTE2 EUM)	321
*P 09	*I LHHH-H-HHHH---H	*F AAAAAA---	;LOAD SEN 7	3
*F 2	*I LHHH-H-HHHH---L	*F -----A-A	;LOAD UART (WITH BYTE2 HEADER-NUL)	3r
*P 07	*I HLLL-HLHHHH-L-	*F -A-AA--	;START TIME (BEGIN 240MS DELAY)	3
*P 02	*I HLLH-HLHHHHHL-	*F AAAAAA-AA	;LOAD SEN 9 (WAIT ON TIMEOUT)	3eJ
*P 32	*I HLHL-HLHHHHHHL-	*F A-----	;GOTO 0 (RTN TO IDLE AFTER TIMEOUT)	326
*P 27	*I HLHL-HHHHHHH---	*F -A---AA-	;DECR BCURL	327
*P 08	*I HLHH-HHHHHHH---	*F --AAA-A-	;INCR BCURL:CLEAR CURP	328
*P 16	*I HHHL-H-HHHH----	*F AAA---A-	;LOAD UPN 15	331
** TERMINATE MODE 1 **				
*P 32	*I HHHH-H-----	*F A-----	;GO TO MODE 0	110